“…Second, limits on the central processing unit (CPU), sensor, storage, and battery capacity make the execution of complicated cryptographic methods onboard a drone impossible. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…The experimental results show that our proposed policy outperforms the current advanced UFS policy in the benchmark test sequence of SPEC CPU2017. Our policy has a maximum improvement of about 10% relative to the performance-first policies. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…The PMVECC produced a mean unsigned error of [Formula: see text] and root mean squared error of [Formula: see text] , better than the benchmark explicit solvent calculations from FreeSolv, and required less than 15 s of computing time per molecule on a single CPU core. Importantly, parameters for PMVECC showed systematic errors for molecules containing Cl, Br, I, and P. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…Typically SS involve independent generation of large sets of random "events", often requiring considerable CPU power. Since SS jobs usually do not share memory it makes them easy to parallelize. …”
Enlace del recurso
Enlace del recurso

“…With our model, price-comparable GPUs give a speedup of ∼ 2.5x compared to a modern Intel CPU utilizing 8 SMT threads. The balancing mechanism is based on real timings of each device and works optimally for large workloads when the API calls to the OpenCL implementation impose a small overhead and when computation timings are accurate.…”
Enlace del recurso

“…This design also severely limit the possible CPU-intensive tasks that can be performed. An example of these tasks is on-line event-level data compression: such a feature would allow to cope with an increased data rate without imposing additional throughput and storage space requirements. …”
Enlace del recurso

“…In the current design track reconstruction can be performed only in limited regions of interest at L2 and the CPU requirements may limit this even further at the highest instantaneous luminosities. …”
Enlace del recurso

“…For a more precise calculation (0.01 GV), requiring more CPU time, results are sent to the user by email (mail model)…”
Enlace del recurso

“…In the case of ATLAS experiment the TDAQ farm, consisting of more than 1500 compute nodes, is particularly suitable for running Monte Carlo production jobs that are mostly CPU and not I/O bound. This contribution gives a thorough review of all the stages of Sim@P1 project dedicated to the design and deployment of a virtualized platform running on the ATLAS TDAQ computing resources and using it to run the large groups of CernVM based virtual machines operating as a single CERN-P1 WLCG site. …”
Enlace del recurso

“…To achieve this, the entire readout will be transformed into a triggerless system operating at 40 MHz, where the event selection algorithms will be executed by high-level software in the CPU farm. The upgraded silicon vertex detector (VELO) must be lightweight, radiation hard, vacuum compatible, and has to drive data to the data acquisition system at speeds of up to 3 Tbit/s. …”
Enlace del recurso

“…This programming model has increasing difficulty in exploiting the potential of current CPUs, which offer their best performance only through taking full advantage of multiple cores and wide vector registers. Future CPU evolution will intensify this trend, with core counts increasing and memory per core falling. …”
Enlace del recurso

“…The presented talk includes TRT performance results obtained with the usage of the ATLAS GRID and "Kurchatov" supercomputer as well as analysis of CPU efficiency during these studies.…”
Enlace del recurso

“…The presented talk includes TRT performance results obtained with the usage of the ATLAS GRID and "Kurchatov" supercomputer as well as analysis of CPU efficiency during these studies.…”
Enlace del recurso

“…LHCb will run without a hardware trigger and all data will be fed directly to the software triggering algorithms in the CPU farm. The upgraded VELO is a lightweight silicon hybrid pixel detector with 55 um square pixels, operating in vacuum in close proximity to the LHC beams. …”
Enlace del recurso

“…A chapter-oriented structure has been adopted for this book following a “vertical view” of the green IT, from hardware (CPU and FPGA) and software components to complex industrial systems. …”
Enlace del recurso
Enlace del recurso

“…</p> <p>We will conclude by demonstrating Go's concurrency principles by using Mandelbrot sets as an example of CPU-heavy task, showing how the language can help make our programs faster.…”
Enlace del recurso

“…He started his career as a CPU design engineer and architected enterprise-class CPUs and platforms for over a decade at Intel.…”
Enlace del recurso

“…This can be done by simulating a diverse set of workflows, using real metrics for task interdependencies and timing, as we vary fractions of offloaded tasks, latencies, data conversion speeds, memory bandwidths, and accelerator offloading parameters such as CPU/GPU ratios and speeds. We present the results of these studies performed on multiple workflows from ATLAS, LHCb and CMS, which will be instrumental in directing effort to make HEP framework, kernels and workflows run efficiently on exascale facilities.…”
Enlace del recurso

“…All the optimisations combined resulted in more than 13 times speedup of the selected program compared to the CPU performance.…”
Enlace del recurso

“…The new architecture ships all the time-digitized chamber hits to the backend where we expect to achieve resolutions comparable to the ones that the CPU-based High Level Trigger can obtain nowadays and allowing to combine information across chambers. …”
Enlace del recurso