“…To achieve the required performance Fast TracKer uses a combination of custom designed VLSI chips and latest generation FPGAs, all embedded in custom designed boards, exploiting a fully parallel architecture. …”
Enlace del recurso
Enlace del recurso

“…To achieve the required performance Fast TracKer uses a combination of custom designed VLSI chips and latest generation FPGAs, all embedded in custom designed boards, exploiting a fully parallel architecture. …”
Enlace del recurso

“…--HTML--><p>Neuromorphic event-based vision is an emerging paradigm of acquisition and processing of visual information that takes inspiration from the functioning of the human vision system, attempting to recreate Nature's visual information acquisition and processing on VLSI silicon. In contrast to conventional image sensors, event vision sensors do not use a common sampling rate (=frame rate) for all pixels, but each individual pixel autonomously defines the timing of its own sampling points in response to its visual input by reacting to changes of incident light in continuous time. …”
Enlace del recurso

“…The device was also tested in a pion beam (at the CERN PS) tagged by means of a microstrip detector telescope. Bipolar VLSI front-end cells featuring a noise of 250 e/sup -/ RMS at 0 pF with a slope of 40 e/sup -//pF have been used to read out the signals. …”
Enlace del recurso
Enlace del recurso

“…In this paper we present a neuromorphic VLSI device, the “Selective Attention Chip” (SAC), which can be used to implement these models in multi-chip address-event systems. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…The design, which involves several matching algorithms, is mapped using Very Large Scale Integration (VLSI) technology. These algorithms, as well as the hardware implementation, are presented here together with an extensive analysis of the resources needed and the throughput obtained. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…The increasing integration of microelectronics into the submicrometer region for VHSIC and VLSI applications necessitates the examination of these structures both for linewidth measurement and defect inspection by systems other than the optical microscope. …”
Enlace del recurso
Enlace del recurso

“…In this work, we have studied Joule heating in carbon nanotube based very large scale integration (VLSI) interconnects and incorporated Joule heating influenced scattering in our previously developed current transport model. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…We hope that this book will highlight the ideas that have been pioneered by the authors, while providing a roadmap for new practitioners in this field to exploit exciting opportunities to integrate imaging and “smartness” on a single VLSI chip. The potential of these smart imaging systems is still unfulfilled. …”
Enlace del recurso
Enlace del recurso

“…The first group consists of combinatorial optimization problems such as maxcut, graph coloring, minimum multicut, graph bandwidth and VLSI layout. Presented in this context is the theory of Euclidean embeddings of graphs. …”
Enlace del recurso

“…The main objectives are: - to develop a complete chain of adequate techniques for deposition of photo- sensitive materials (CsI and similar) on pad electrodes - to optimize the detector for photon detection efficiency, noise contributions, and radiation thickness - to develop a specific VLSI front end electronics matched to pad readout of MWPC's with a large number of channels. …”
Enlace del recurso

“…The basic building blocks are pixel modules with an active area of 16.4 mm*60.8 mm which include an n/sup +/ on n-type silicon sensor and 16 VLSI front-end (FE) chips. Every FE chip contains a low power, high speed charge sensitive preamplifier, a fast discriminator, and a readout system which operates at the 40 MHz rate of LHC. …”
Enlace del recurso
Enlace del recurso

“…The bioinspired sensor has been designed for Very Large Scale Integration (VLSI) using properties of the mammalian cortical motion pathway. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…Networks on-chip (NoCs) provide enhanced performance, scalability, modularity, and design productivity as compared with previous communication architectures for VLSI systems on-chip (SoCs), such as buses and dedicated signal wires. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…Conventional lithography-based VLSI design technology deployed to optimize low-powered-computing and higher scale integration of semiconductor components. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…Dynamic power estimation is essential in designing VLSI circuits where many parameters are involved but the only circuit parameter that is related to the circuit operation is the nodes’ toggle rate. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…Contributions from the areas such as Embedded Systems, RFID, RF MEMS, VLSI Design & Electronic Devices, Analog and Mixed-Signal IC Design and Testing, MEMS and Microsystems, CMOS MEMS, Solar Cells and Photonics, Nano Devices, Single Electron & Spintronics Devices, Space Electronics, and Intelligent Robotics are covered in this volume.…”
Enlace del recurso
Enlace del recurso
Enlace del recurso

“…On the one extreme, these applications are in the submicron dimensions in such areas as very large scale integration (VLSI), Josephson junction quantum interference devices, magnetic bubbles, and integrated optics. …”
Enlace del recurso
Enlace del recurso

“…This book is an up-to-date and comprehensive introduction for students in courses on memory circuit design or advanced digital courses in VLSI or CMOS circuit design. It also serves as an essential, one-stop resource for academics, researchers and practicing engineers.…”
Enlace del recurso
Enlace del recurso

“…The basic design which was chosen for SLT (Solid Logic Technology) in the 1960s was easily extended to integrated circuits in the '70s and VLSI in the '80s and '90s. Three I/O bumps have grown to 3000 with even more anticipated for the future. …”
Enlace del recurso