Mostrando 481 - 500 Resultados de 29,722 Para Buscar '"chip"', tiempo de consulta: 0.21s Limitar resultados
  1. 481
  2. 482
    “…BACKGROUND: The objectives of the study were to assess the reliability, and the content, construct, and convergent validity of the Spanish version of the CHIP-CE/PRF, to analyze parent-child agreement, and compare the results with those of the original U.S. version. …”
    Enlace del recurso
    Enlace del recurso
    Enlace del recurso
    Texto
  3. 483
  4. 484
  5. 485
  6. 486
  7. 487
  8. 488
  9. 489
  10. 490
  11. 491
  12. 492
    por Baumeister, D, Löchner, S, Schmelling, M
    Publicado 2006
    “…This paper details the electrical specifications, operating conditions and port definitions of the readout chip Beetle 1.2. The chip is developed for the LHCb experiment and fulfils the requirements of the silicon vertex detector (VELO, VETO), the silicon tracker and the RICH detector in case of multi-anode photomultiplier readout. …”
    Enlace del recurso
  13. 493
    por Muheim, F
    Publicado 2005
    “…We have also measured the pulse shape from 12-stage dynode MaPMTs, read out with the Beetle1.2-MA0 chip.…”
    Enlace del recurso
    Enlace del recurso
  14. 494
    “…The OTIS-TDC is the front end readout chip for the LHCb Outer Tracker. It is designed to measure drift times with a resolution better than 1 ns. …”
    Enlace del recurso
    Enlace del recurso
  15. 495
    por Wormald, M
    Publicado 2007
    “…This note describes in detail the procedures used in the gluing of pitch adaptors and chips to the hybrid.…”
    Enlace del recurso
  16. 496
  17. 497
    “…HARDROC (HAdronic Rpc Detector ReadOut Chip) [1] is the very front end chip designed for the readout of the RPC or Micromegas foreseen for the Digital HAdronic CALorimeter (DHCAL) of the future International Linear Collider. …”
    Enlace del recurso
    Enlace del recurso
  18. 498
    por Armbruster, A, Fischer, P, Perić, I
    Publicado 2009
    “…For charge readout of the various sub-detectors a new self-triggered amplification and digitization chip is being designed and tested. The mixed signal readout chip will have 32-64 channels each containing a low-power/low-noise preamplifier/shaper front-end, an 8-9 bit ADC and a digital post-processing based on a FIR/IIR-filter. …”
    Enlace del recurso
    Enlace del recurso
  19. 499
  20. 500
    por Aspel, Paul
    Publicado 2003
    “…This is PACE3 which is the front-end chip for the CMS Preshower. In fact PACE3 is the combination of two ASICs called Delta3 and PACEAM3. …”
    Enlace del recurso
Herramientas de búsqueda: RSS