-
1“…NMRFx Processor is a new program for the processing of NMR data. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
2por Leipuner, L B“…The use of small processors in the experimental program at Brookhaven is reviewed. …”
Publicado 1981
Enlace del recurso
Enlace del recurso
-
3“…Programming Massively Parallel Processors discusses basic concepts about parallel programming and GPU architecture. …”
Enlace del recurso
-
4por Madanecki, Piotr, Bałut, Magdalena, Buckley, Patrick G., Ochocka, J. Renata, Bartoszewski, Rafał, Crossman, David K., Messiaen, Ludwine M., Piotrowski, Arkadiusz“…Here we present High-Throughput Tabular Data Processor (HTDP), a platform independent Java program. …”
Publicado 2018
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
5
-
6“…The measurement of the electrically evoked compound action potential (ECAP) in cochlear implant (CI) patients is widely used to provide evidence of a functioning electrode-nerve interface, to confirm proper location of the electrode array and to program the sound processor. In patients with an auditory brainstem implant (ABI), a likewise versatile measurement would be desirable. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
7
-
8“…A first project is fully based on FPGA, in which the whole logic for data selection is hardware programmed, while the second one joins an off-the-shelf PC to the FPGA for greater flexibility in trigger programming. …”
Enlace del recurso
Enlace del recurso
-
9“…The main advantage of using GPU(Graphic Processor Unit) programming over traditional CPU one is that graphical cards bring a lot of computing power at a very low price. …”
Enlace del recurso
-
10por Amiri, Moslem, Siddiqui, Fahad Manzoor, Kelly, Colm, Woods, Roger, Rafferty, Karen, Bardak, Burak“…The work here proposes a different approach of using optimized FPGA-based soft-core processors which allows the user to exploit the task and data level parallelism to achieve the quality of dedicated FPGA implementations whilst reducing design time. …”
Publicado 2016
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
11“…CONCLUSION: Observed performance of the program is dependent on characteristics of the data including granularity of the parameter grid space being explored and pedigree size and structure. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Texto -
12“…By field-programming the processor, diverse circuit topologies can be realized to perform multiple specific signal processing functions including filtering, temporal differentiation, time delay, beamforming, and spectral shaping.…”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
13“…Seen from the host-computer side it connects the host to a 168/E-processor with a large memory. No restrictions are made to the number of program or data overlays. …”
Enlace del recurso
Enlace del recurso
-
14“…The MCU mezzanine was designed as a networked processor-PMC for monitoring and control in the LHCb Readout Unit (RU) with remote boot capability. …”
Enlace del recurso
Enlace del recurso
-
15por Fernández, Plácido, del Rio Astorga, David, Dolz, Manuel F, Fernández, Javier, Awile, Omar, García, J Daniel“…Real time data processing is an important component of particle physics experiments with large computing resource requirements. …”
Publicado 2018
Enlace del recurso
Enlace del recurso
-
16
-
17por Kruse, Daniele Francesco“…CPU clock frequency is not likely to be increased significantly in the coming years, and data analysis speed can be improved by using more processors or buying new machines, only if one is willing to change the programming paradigm to a parallel one. …”
Publicado 2011
Enlace del recurso
-
18por Becam, C, Bernaudin, P, Delanghe, J, Fest, H M, Lecoq, J, Martin, H, Mencik, M, MerkeI, B, Meyer, J M, Perrin, M, Plothow, H, Rampazzo, J P, Schittly, A“…A special hardwired module allows floating point, as well as integer, multiplication of 24*24 bits, result in 48 bits, in about 200 ns. This micro-processor could be used in the UA2 data acquisition chain and trigger system for the following tasks: (a) online data reduction, i.e. to read DURANDAL, process the information resulting in accepting or rejecting the event; (b) readout and analysis of the accepted data; (c) preprocess the data. …”
Publicado 1981
Enlace del recurso
Enlace del recurso
-
19“…In addition, this paper adopts the measurement method provided by composite measurement to design the intelligent processor. Each measurement analysis package is defined as an independent class, and the data, properties, and methods are encapsulated in a class, which is beneficial to the modular design of the program and the overall management of the system. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
20“…In this paper, we propose a reconfigurable platform for SDAMs based on the TI AM5728 processor, which integrates dual-core ARM Cortex-A15 CPUs and two TI C66x DSP cores. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto