-
41por Carrio Argos, Fernando“…The main FPGA of the PreProcessor prototype processes and buffers the detector data in pipeline memories capable of storing up to 10 $\mu$s of samples. …”
Publicado 2021
Enlace del recurso
-
42por Bentil, Helena J., Adu-Afarwuah, Seth, Rossi, Joseph S., Tovar, Alison, Oaks, Brietta M.“…Dietary data was analyzed using two different dietary analysis programs, Nutrient Data Software for Research (NDSR) and the Elizabeth Stewart Hands and Associates (ESHA) Food Processor Nutrition Analysis software. …”
Publicado 2023
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
43por Carrio Argos, Fernando“…The Demonstrator module is operated and read out using a Tile PreProcessor (TilePPr) Demonstrator which enables backward compatibility with the present ATLAS Trigger and Data AcQuisition and Timing, Trigger and Command systems. …”
Publicado 2021
Enlace del recurso
-
44por Argos, Fernando Carrió“…The Demonstrator module is operated and read out using a Tile PreProcessor (TilePPr) Demonstrator which enables backward compatibility with the present ATLAS Trigger and Data AcQuisition and the Timing, Trigger and Command systems.This contribution describes the components of the clock distribution and data acquisition system for the Demonstrator module, and its implementation in the ATLAS experiment.Key words: Data Acquisition Systems / Calorimetry / High Energy Physics…”
Publicado 2021
Enlace del recurso
Enlace del recurso
-
45por Pankratius, Victor“…--HTML--><p align="justify"> Physics experiments nowadays produce tremendous amounts of data that require sophisticated analyses in order to gain new insights. …”
Publicado 2012
Enlace del recurso
-
46“…The algorithm supports both continuous and categorical data, as well as continuous, binary and survival outcomes. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
47por Wilczynski, Krzysztof“…During the boot sequence, the LHCb Online system consisting of about 1700 CPUs needs to configure roughly 2 dozen different types of standard, off the shelf processor units, each running a dedicated set of permanent processes. …”
Publicado 2018
Enlace del recurso
-
48“…BACKGROUND: With the continued exponential growth in data volume, large-scale data mining and machine learning experiments have become a necessity for many researchers without programming or statistics backgrounds. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
49por Carrio Argos, Fernando“…This contribution shows a detailed description of the timing distribution and data flow in the new read out architecture for the TileCal Phase II Upgrade and presents the status of the hardware and firmware developments of the upgraded front-end and back-end electronics and preliminary results of the TileCal demonstrator program.…”
Publicado 2016
Enlace del recurso
Enlace del recurso
-
50por Carrió, F“…The Demonstrator module is operated and read out using a Tile PreProcessor (TilePPr) Demonstrator which enables backward compatibility with the present ATLAS Trigger and Data AcQuisition (TDAQ), and the timing, trigger, and command (TTC) systems. …”
Publicado 2022
Enlace del recurso
Enlace del recurso
-
51por Carrio Argos, Fernando“…This contribution shows a detailed description of the timing distribution and data flow in the new read out architecture for the TileCal Phase II Upgrade and presents the status of the hardware and firmware developments of the upgraded front-end and back-end electronics and preliminary results of the TileCal demonstrator program.…”
Publicado 2016
Enlace del recurso
-
52“…Thus, researchers with no programming expertise find difficulty in data interpretation. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
53“…This software package provides an R-based framework to make use of multi-core computers when running analyses in the population genetics program STRUCTURE. It is especially addressed to those users of STRUCTURE dealing with numerous and repeated data analyses, and who could take advantage of an efficient script to automatically distribute STRUCTURE jobs among multiple processors. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
54“…Computing systems need this large amounts of data closer to the processor (with low latency) for fast and efficient processing. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
55“…In the Demonstrator, the detector data received in the Tile PreProcessors (PPr) are stored in pipeline buffers and upon the reception of an external trigger signal the data events are processed, packed and readout in parallel through the legacy ROD system, the new Front-End Link eXchange system and an ethernet connection for monitoring purposes. …”
Enlace del recurso
Enlace del recurso
-
56por Hong, Changjin, Clement, Nathan L, Clement, Spencer, Hammoud, Saher Sue, Carrell, Douglas T, Cairns, Bradley R, Snell, Quinn, Clement, Mark J, Johnson, William Evan“…The software runs on multiple threads and multiple processors to increase the alignment speed.…”
Publicado 2013
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
57“…The Kalman algorithm is applied on the data to correct the errors. The light intensity instability is one of the sources of error considered in this work. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
58“…A solution based on Cryptographical Digital Signal Processor (CDSP), a Digital Signal Processor (DSP) based platform combined with dedicated instruction extension, has been proposed, to provide both programming flexibility and performance. …”
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
59por Boitard, Simon, Kofler, Robert, Françoise, Pierre, Robelin, David, Schlötterer, Christian, Futschik, Andreas“…Pool-hmm includes several options that allow a flexible analysis of Pool-Seq data, and can be run in parallel on several processors. …”
Publicado 2013
Enlace del recurso
Enlace del recurso
Enlace del recurso
Online Artículo Texto -
60“…One of the major requirements is the capacity to transport data between so-called FLPs (First Level Processors), equipped with readout cards, and the EPNs (Event Processing Node), performing data aggregation, frame building and partial reconstruction. …”
Enlace del recurso
Enlace del recurso