Cargando…

A multi-channel 24.4 ps bin size Time-to-Digital Converter for HEP applications

A multi-channel time-tagging Time-to-Digital Converter (TDC) ASIC with a resolution of 24.4 ps (bin size) has been implemented and fabricated in a 130 nm CMOS technology. An on-chip PLL is used to generate an internal timing reference from an external 40 MHz clock source. The circuit is based on a 3...

Descripción completa

Detalles Bibliográficos
Autores principales: Mester, C, Paillard, C, Morira, P
Lenguaje:eng
Publicado: CERN 2008
Materias:
Acceso en línea:https://dx.doi.org/10.5170/CERN-2008-008.459
http://cds.cern.ch/record/1159551

Ejemplares similares