Cargando…

A Digitally Calibrated 12 bits 25 MS/s Pipelined ADC with a 3 input multiplexer for CALICE Integrated Readout

The necessity of full integrated electronics readout for the next ILC ECAL presents many challenges for low power mixed signal design. The analog to digital converter is a critical stage for the system going from the very front-end stages to digital memories. We present here a high speed converter c...

Descripción completa

Detalles Bibliográficos
Autores principales:	Rarbi, F, Dzahini, D, Gallin-Martell, L, Hostachy, J Y
Lenguaje:	eng
Publicado:	CERN 2009
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2009-006.533 http://cds.cern.ch/record/1235877

Ejemplares similares

Design of High Dynamic Range Digital to Analog Converters for the Calibration of the CALICE Si-W Ecal readout electronics
por: Gallin-Martel, L, et al.
Publicado: (2009)

A 12bits 40MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout
por: Zeloufi, Mohamed, et al.
Publicado: (2015)

A 12bits 40MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LArg calorimeter readout
por: Zeloufi, Mohamed, et al.
Publicado: (2015)

A low power and low signal 4 bit 50MS/s double sampling pipelined ADC for monolithie active pixel sensors
por: Dahoumane, M, et al.
Publicado: (2007)

A Multi-Dimensional Calibration Based on Genetic Algorithm in a 12-Bit 750 MS/s Pipelined ADC
por: Jia, Hanbo, et al.
Publicado: (2023)

The 8 bits 100 MS/s Pipeline ADC for the INNOTEP Project – TWEPP-09
por: Crampon, S, et al.
Publicado: (2009)

Studies of internal resolution for 12 bit and 10 bit ADCs in the Tilecal readout electronics
por: Holmgren, S O, et al.
Publicado: (1998)

Design and measurements of 10 bit pipeline ADC for the Luminosity Detector at ILC
por: Idzik, Marek, et al.
Publicado: (2009)

A 10-bit 40MS/s Pipelined ADC in a 0.13μm CMOS Process
por: França-Santos, Hugo
Publicado: (2009)

Histogram-Based Calibration Method for Pipeline ADCs
por: Son, Hyeonuk, et al.
Publicado: (2015)

A 12 bit 40 MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout
por: Zeloufi, M
Publicado: (2016)

A Radiation-Hard Dual Channel 4-bit Pipeline for a 12-bit 40 MS/s ADC Prototype with extended Dynamic Range for the ATLAS Liquid Argon Calorimeter Readout Electronics Upgrade at the CERN LHC
por: Kuppambatti, Jayanth, et al.
Publicado: (2013)

A CMOS low power, quad channel, 12 bit, 40MS/s pipelined ADC for applications in particle physics calorimetry
por: Minderico, G, et al.
Publicado: (2003)

A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components
por: Zhang, Mengdi, et al.
Publicado: (2022)

CALICE Electromagnetic Calorimeter Readout Status
por: Dauncey, Paul D.
Publicado: (2004)

The multiplexed ADC system and the Fastbus readout for the DELPHI forward electromagnetic calorimeter
por: Lippi, I, et al.
Publicado: (1989)

Readout Electronics for the CALICE ECAL and Tile HCAL
por: Dauncey, Paul D.
Publicado: (2002)

A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment.
por: Firlej, M, et al.
Publicado: (2014)

A radiation-hard dual-channel 12-bit 40 MS/s ADC prototype for the ATLAS liquid argon calorimeter readout electronics upgrade at the CERN LHC
por: Kuppambatti, Jayanth, et al.
Publicado: (2017)

Signal-Independent Background Calibration with Fast Convergence Speed in Pipeline-SAR ADC
por: Wang, Yu-Jun, et al.
Publicado: (2023)

A 12-Bit 2 GS/s Single-Channel High Linearity Pipelined ADC in 40 nm CMOS
por: Wu, Feitong, et al.
Publicado: (2023)

Calibration Issues for the CALICE 1m3 AHCAL
por: Zalesak, Jaroslav
Publicado: (2012)

A 10MS/s 8-bit charge-redistribution ADC for hybrid pixel applications in 65m CMOS
por: Kishishita, T, et al.
Publicado: (2013)

The 0.25um Token Bit Manager Chip for the CMS Pixel Readout
por: Bartz, Edward
Publicado: (2005)

Tests of RCA, 8 bits, flash ADC CA 3308
por: Raoul, J C
Publicado: (1982)

LAr LTDB ADC’s calibration
por: Estevam De Paula, Rodrigo
Publicado: (2021)

A 10-Bit 400-KS/s Low Noise Asynchronous SAR ADC with Dual-Domain Comparator for Input-Referred Noise Reduction †
por: Lee, Sang-Hun, et al.
Publicado: (2022)

Development of a DMILL radhard multiplexer for the ATLAS Glink optical link and radiation test with a custom Bit ERror Tester
por: Dzahini, D
Publicado: (2001)

Systematic design for optimisation of pipelined ADCs
por: Goes, Joao
Publicado: (2001)

The CALICE digital hadron calorimeter: calibration and response to pions and positrons
por: Bilki, Burak
Publicado: (2014)

A flash ADC system for TPC readout
por: Konoplyannikov, A K, et al.
Publicado: (1985)

Cooperative DF Protocol for MIMO Systems Using One-Bit ADCs
por: Kim, Tae-Kyoung
Publicado: (2022)

Improved Likelihood Probability in MIMO Systems Using One-Bit ADCs
por: Kim, Tae-Kyoung
Publicado: (2023)

Correction: Zhang et al. A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components. Sensors 2022, 22, 5852
por: Zhang, Mengdi, et al.
Publicado: (2022)

A Low-Power 12-Bit 20 MS/s Asynchronously Controlled SAR ADC for WAVE ITS Sensor Based Applications
por: Shehzad, Khuram, et al.
Publicado: (2021)

Digitally assisted pipeline ADCs: theory and implementation
por: Murmann, Boris, et al.
Publicado: (2007)

A low-power 10 bit ADC in a 0.25$\mu$m CMOS: design considerations and test results
por: Rivetti, A, et al.
Publicado: (2000)

Minimization of the Long Term Noises of the 24-Bit ADC for the Precision Laser Inclinometer
por: Azaryan, N, et al.
Publicado: (2021)

CADAS - a fast processor for ADC correction and readout
por: Rehlich, K
Publicado: (1981)

Readout and Calibration of CMS Pipeline Chips to Examine the Signal Development of Tracking Strip Detectors
por: Petertill, Markus, et al.
Publicado: (2001)

Cannot write session to /tmp/vufind_sessions/sess_0bem45tdjd4d27vqbqei85ttq8