Cargando…

Charge Pump Clock Generation PLL for the Data Output Block of the Upgraded ATLAS Pixel Front-End in 130 nm CMOS

FE-I4 is the 130 nm ATLAS pixel IC currently under development for upgraded Large Hadron Collider (LHC) luminosities. FE-I4 is based on a low-power analog pixel array and digital architecture concepts tuned to higher hit rates [1]. An integrated Phase Locked Loop (PLL) has been developed that locall...

Descripción completa

Detalles Bibliográficos
Autores principales:	Kruth, A, Ahluwalia, G, Arutinov, D, Barbero, M, Gronewald, M, Hemperek, T, Karagounis, M, Krueger, H, Wermes, N, Fougeron, D, Menouni, M, Beccherle, R, Dube, S, Ellege, D, Garcia-Sciveres, M, Gnani, D, Mekkaoui, A, Gromov, V, Kluit, R, Schipper, J
Lenguaje:	eng
Publicado:	CERN 2009
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2009-006.548 http://cds.cern.ch/record/1235880

Ejemplares similares

The FE-I4 Pixel Readout Integrated Circuit
por: Garcia-Sciveres, M, et al.
Publicado: (2010)

Low power discriminator for ATLAS pixel chip
por: Menouni, M, et al.
Publicado: (2009)

Design and measurements of SEU tolerant latches
por: Menouni, M, et al.
Publicado: (2008)

Submission of the First Full Scale Prototype Chip for Upgraded ATLAS Pixel Detector at LHC, FE-I4A
por: Barbero, M, et al.
Publicado: (2010)

FE-I4 ATLAS pixel chip design
por: Barbero, Marlon, et al.
Publicado: (2010)

SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013)

The FE-I4 pixel readout system-on-chip resubmission for the insertable B-Layer project
por: Zivkovic, V, et al.
Publicado: (2012)

Prototype of a gigabit data transmitter in 65 nm CMOS for DEPFET pixel detectors at Belle-II
por: Kishishita, T, et al.
Publicado: (2013)

The FE-I4 Pixel Readout Chip and the IBL Module
por: Barbero, Marlon, et al.
Publicado: (2011)

A radiation-hard PLL for frequency multiplication with programmable input clock and phase-selectable output signals in 130 nm CMOS
por: Poltorak, K, et al.
Publicado: (2012)

A CMOS 130nm Evaluation digitzer chip for silicon strips readout
por: Da Silva, W, et al.
Publicado: (2007)

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
por: Menouni, M, et al.
Publicado: (2015)

CMOS PLL Synthesizers: Analysis and Design
por: Shu, Keliu, et al.
Publicado: (2005)

3D electronics for hybrid pixel detectors – TWEPP-09
por: Godiot, S, et al.
Publicado: (2009)

Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Total Ionizing Dose effects in 130-nm commercial CMOS technologies for HEP experiments
por: Gonella, L, et al.
Publicado: (2007)

MAPS in 130 nm triple well CMOS technology for HEP applications
por: Pozzati, E, et al.
Publicado: (2007)

Comparison of a 65 nm CMOS Ring- and LC-Oscillator Based PLL in Terms of TID and SEU Sensitivity
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

Development of front-end electronics for LumiCal detector in CMOS 130 nm technology
por: Moron, J, et al.
Publicado: (2015)

Development of scalable frequency and power Phase-Locked Loop in 130nm CMOS technology
por: Firlej, M, et al.
Publicado: (2014)

Development of front-end electronics for LumiCal detector in CMOS 130 nm technology
por: Firlej, M, et al.
Publicado: (2015)

Characterization and Verification Environment for the RD53A Pixel Readout Chip in 65 nm CMOS
por: Vogt, M., et al.
Publicado: (2017)

TID Tolerance of commercial 130nm CMOS Technologies for HEP experiments
por: Gonella, Laura
Publicado: (2017)

A massively scalable Time-to-Digital Converter with a PLL-free calibration system in a commercial 130 nm process
por: Martinelli, Fulvio, et al.
Publicado: (2021)

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

Radiation hardness studies of a 130 nm Silicon Germanium BiCMOS technology with a dedicated ASIC
por: Díez, S, et al.
Publicado: (2009)

Single Event Gate Rupture in 130-nm CMOS Transistor Arrays Subjected to X-Ray Irradiation
por: Silvestri, M, et al.
Publicado: (2010)

Design and characterization of an SEU-robust register in 130nm CMOS for application in HEP ASICs
por: Bonacini, S
Publicado: (2010)

Development of Radiation-hard Bandgap Reference and Temperature Sensor in CMOS 130 nm Technology
por: Kuczynska, Marika, et al.
Publicado: (2015)

Integrated High Resolution Digital Color Light Sensor in 130 nm CMOS Technology
por: Strle, Drago, et al.
Publicado: (2015)

Sub-terahertz feedback interferometry and imaging with emitters in 130 nm BiCMOS technology
por: But, Dmytro B., et al.
Publicado: (2023)

Test results of the first 3D-IC prototype chip developed in the framework of HL-LHC/ATLAS hybrid pixel upgrade
por: Pangaud, P, et al.
Publicado: (2014)

HV and HR CMOS
por: HEMPEREK, Tomasz
Publicado: (2016)

Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014)

Measurements of Single Event Upset in ATLAS IBL
por: Balbi, G., et al.
Publicado: (2020)

Development of a Depleted Monolithic CMOS Sensor in a 150 nm CMOS Technology for the ATLAS Inner Tracker Upgrade
por: Wang, T., et al.
Publicado: (2016)

On-chip Phase Locked Loop (PLL) design for clock multiplier in CMOS Monolithic Active Pixel Sensors (MAPS)
por: Sun, Q, et al.
Publicado: (2009)

An 8-Channel ASD in 130 nm CMOS for ATLAS Muon Drift Tube Readout at the HL-LHC
por: Fras, Markus, et al.
Publicado: (2018)

10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS
por: Zhang, Tao, et al.
Publicado: (2016)

Cannot write session to /tmp/vufind_sessions/sess_5fja0e15q8lblt49joh0rdue3t