Writing testbenches using System Verilog

Verification is too often approached in an ad hoc fashion. Moore's Law demands a productivity revolution in functional verification methodology. This work offers functional verification features that were added to the Verilog language as part of SystemVerilog. It introduces the reader to the elements of a modern, scalable verification methodology.