Cargando…
Optimizing latency in Xilinx FPGA implementations of the GBT
The GigaBit Transceiver (GBT) {[}1] system has been developed to replace the Timing, Trigger and Control (TTC) system {[}2], currently used by LHC, as well as to provide data transmission between on-detector and off-detector components in future sLHC detectors. A VHDL version of the GBT-SERDES, desi...
Autores principales: | Muschter, S, Soos, C, Bohm, C, Cachemiche, J-P, Baron, S |
---|---|
Lenguaje: | eng |
Publicado: |
2010
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/5/12/C12017 https://dx.doi.org/10.1088/1748-0221/6/05/E05001 http://cds.cern.ch/record/1359249 |
Ejemplares similares
-
Optimization on fixed low latency implementation of GBT protocol in FPGA
por: Chen, Kai, et al.
Publicado: (2016) -
The GBT-FPGA core: features and challenges
por: Barros Marin, M, et al.
Publicado: (2015) -
Implementing the GBT data transmission protocol in FPGAs
por: Baron, S, et al.
Publicado: (2009) -
New slow-control FPGA IP for GBT based system and status update of the GBT-FPGA project
por: Mendez, Julian Maxime, et al.
Publicado: (2018) -
New LpGBT-FPGA IP: Simulation model and first implementation
por: Mendez, Julian Maxime, et al.
Publicado: (2019)