Chargement en cours…
An FPGA based demonstrator for a topological processor in the future ATLAS L1-Calo trigger “GOLD”
Abstract: The existing ATLAS trigger consists of three levels. The level 1 (L1) is an FPGAs based custom designed trigger, while the second and third levels are software based. The LHC machine plans to bring the beam energy to the maximum value of 7 TeV and to increase the luminosity in the coming y...
| Auteurs principaux: | , , , , , , , , , , |
|---|---|
| Langue: | eng |
| Publié: |
2011
|
| Sujets: | |
| Accès en ligne: | https://dx.doi.org/10.1088/1748-0221/7/01/C01067 http://cds.cern.ch/record/1398659 |