Cargando…
Hybrid fault tolerance techniques to detect transient faults in embedded processors
This book describes fault tolerance techniques based on software and hardware to create hybrid techniques. They are able to reduce overall performance degradation and increase error detection when associated with applications implemented in embedded processors. Coverage begins with an extensive disc...
Autores principales: | Azambuja, José Rodrigo, Kastensmidt, Fernanda, Becker, Jürgen |
---|---|
Lenguaje: | eng |
Publicado: |
Springer
2014
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1007/978-3-319-06340-9 http://cds.cern.ch/record/1747988 |
Ejemplares similares
-
Fault-tolerance techniques for SRAM-based FPGAs
por: Kastensmidt, Fernanda Lima, et al.
Publicado: (2006) -
FPGAs and parallel architectures for aerospace applications: soft errors and fault-tolerant design
por: Kastensmidt, Fernanda, et al.
Publicado: (2016) -
Fault detection and fault-tolerant control for nonlinear systems
por: Li, Linlin
Publicado: (2016) -
Fault-tolerant design
por: Dubrova, Elena
Publicado: (2013) -
Fault-tolerant and radiation-hardened SPARC processors
por: Gaisler, Jiri
Publicado: (2007)