ロード中…

Radiation hard programmable delay line for LHCb calorimeter upgrade

This paper describes the implementation of a SPI-programmable clock delay chip based on a Delay Locked Loop (DLL) in order to shift the phase of the LHC clock (25 ns) in steps of 1ns, with less than 5 ps jitter and 23 ps of DNL. The delay lines will be integrated into ICECAL, the LHCb calorimeter fr...

詳細記述

書誌詳細
主要な著者: Mauricio, J, Gascón, D, Vilasís, X, Picatoste, E, Machefert, F, Lefrancois, J, Duarte, O, Beigbeder, C
言語:eng
出版事項: 2014
主題:
オンライン・アクセス:https://dx.doi.org/10.1088/1748-0221/9/01/C01016
http://cds.cern.ch/record/1951407