Cargando…
A 10MS/s 8-bit charge-redistribution ADC for hybrid pixel applications in 65m CMOS
The design and measurement results of an 8-bit SAR ADC, based on a charge-redistribution DAC, are presented. This ADC is characterized by superior power efficiency and small area, realized by employing a lateral metal–metal capacitor array and a dynamic two-stage comparator. To avoid the need for a...
Autores principales: | Kishishita, T, Hemperek, T, Krüger, H, Koch, M, Germic, L, Wermes, N |
---|---|
Formato: | info:eu-repo/semantics/article |
Lenguaje: | eng |
Publicado: |
Nucl. Instrum. Methods Phys. Res., A
2013
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1997610 |
Ejemplares similares
-
Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014) -
Prototype of a gigabit data transmitter in 65 nm CMOS for DEPFET pixel detectors at Belle-II
por: Kishishita, T, et al.
Publicado: (2013) -
Development of variable sampling rate, low power 10-bit SAR ADC in 130 nm IBM technology
por: Moron, J, et al.
Publicado: (2015) -
A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment.
por: Firlej, M, et al.
Publicado: (2014) -
Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)