Cargando…
FPGA Implementation of a Fixed Latency Scheme in a Signal Packet Router for the Upgrade of ATLAS Forward Muon Trigger Electronics
We propose a new fixed latency scheme for Xilinx gigabit transceivers that will be used in the upgrade of the ATLAS forward muon spectrometer at the Large Hadron Collider. The fixed latency scheme is implemented in a 4.8 Gbps link between a frontend data serializer ASIC and a packet router. To achie...
| Autores principales: | , , , , , , |
|---|---|
| Lenguaje: | eng |
| Publicado: |
2015
|
| Materias: | |
| Acceso en línea: | https://dx.doi.org/10.1109/TNS.2015.2477089 http://cds.cern.ch/record/2054711 |