Design and FPGA implementation of the test equipment for a digital communication system of the NA62 high-energy physics experimental platform at the CERN SPS

Ejemplares similares

• Real-time FPGA design for the L0-trigger of the RICH detector of the NA62 experiment at CERN SPS
  por: Barbanera, Mattia, et al.
  Publicado: (2017)
• The FPGA-based first level trigger for the NA62 Experiment at CERN SPS.
  por: Soldi, Dario
  Publicado: (2017)
• NA62 experiment at CERN SPS
  por: Kozhuharov, Venelin
  Publicado: (2014)
• Digital system design with FPGA: implementation using Verilog and VHDL
  por: Unsalan, Cem, et al.
  Publicado: (2017)
• CAN and FPGA communication engineering: implementation of a CAN bus based measurement system on an FPGA development kit
  por: Zhu, Yu
  Publicado: (2010)