Cargando…

Plans for the evaluation of the TID tolerance in 65nm and below

Mostrar otras versiones (1)

Detalles Bibliográficos
Autor principal:	Faccio, Federico
Lenguaje:	eng
Publicado:	2018
Materias:	SLHC
Acceso en línea:	http://cds.cern.ch/record/2315392

Ejemplares similares

picoTDC: Design of a TDC with picosecond resolution in 65nm
por: HORSTMANN, Moritz
Publicado: (2016)

News on DC/DC Converters
por: Faccio, Federico
Publicado: (2018)

Radiation hardness issues
por: FACCIO, Federico
Publicado: (2016)

Point of Load DC-DC for HL-LHC
por: FACCIO, Federico
Publicado: (2014)

Total Ionizing Dose effects on 28nm CMOS Technology
por: Enz, Christian
Publicado: (2018)

Investigation of Scaling and Temperature Effects in Total Ionizing Dose (TID) Experiments in 65 nm CMOS
por: Chevas, Loukas, et al.
Publicado: (2018)

Machine Upgrades Plans
por: Tomas Garcia, Rogelio
Publicado: (2018)

ATLAS Upgrades Plans
por: Einsweiler, Kevin Frank
Publicado: (2018)

ALICE Upgrades Plans
por: Kluge, Alex
Publicado: (2018)

CMS Upgrades Plans
por: Contardo, Didier Claude
Publicado: (2018)

LHCb Upgrades Plans
por: Wyllie, Ken
Publicado: (2018)

DAQ plan summary
por: MEIJERS, Frans
Publicado: (2016)

Machine upgrade plans
por: BRUNING, Oliver
Publicado: (2016)

TTC Upgrade Plans
por: Mrs. BARON, Sophie
Publicado: (2014)

DCS Plans for the Upgrades
por: VARELA RODRIGUEZ, Fernando
Publicado: (2014)

DAQ Plans for the Upgrades
por: FRANCIS, David
Publicado: (2014)

lpGBT Status and Plans
por: Kulis, Szymon Krzysztof
Publicado: (2018)

Versatile Plus Status and Plans
por: Vasey, Francois
Publicado: (2018)

Status and Plans of RD53
por: Loddo, Flavio
Publicado: (2018)

Status and Plans for the Replacement of the ELMB
por: Nicpon, Kamil Szymon
Publicado: (2018)

Development for ATLAS New Small Wheel and Plans for Upgrade of Muon Power Supplies
por: Lanza, Agostino
Publicado: (2018)

TID Tolerance of commercial 130nm CMOS Technologies for HEP experiments
por: Gonella, Laura
Publicado: (2017)

Characterization and Modeling of Gigarad-TID-Induced Drain Leakage Current of 28-nm Bulk MOSFETs
por: Zhang, Chun-Min, et al.
Publicado: (2018)

130nm TSMC / GF TID+SEU experience
por: Gonella, Laura, et al.
Publicado: (2020)

Welcome
por: Hansen, Magnus
Publicado: (2018)

Serial Links Beyond 10 Gbps
por: Rodrigues Simoes Moreira, Paulo
Publicado: (2018)

Versatile Link and GBT Chipset Production: Status, Issues Encountered, and Lessons Learned
por: Olantera, Lauri Juhani
Publicado: (2018)

A User View about the Usage of the GBT and VL
por: Alt, Torsten
Publicado: (2018)

Difficulties in Designing in Advanced Technologies
por: Generret, Bertrand
Publicado: (2018)

Hardware Based Track Finding & Triggering at HL-LHC
por: Pesaresi, Mark
Publicado: (2018)

High Speed Links on low Mass Cables
por: Flores Sanz De Acedo, Leyre
Publicado: (2018)

Proposed Timing Detectors for ATLAS and CMS
por: Gray, Lindsey
Publicado: (2018)

Current Experience with Precision Timing Distribution
por: Hegeman, Jeroen
Publicado: (2018)

PCIe40: A Common Readout Board for LHCb and ALICE
por: Cachemiche, Jean-Pierre
Publicado: (2018)

Overview of the DAQ Architectures of ATLAS & CMS
por: Lehmann Miotto, Giovanna
Publicado: (2018)

Overview of the Pixel Detectors Upgrades
por: Heim, Timon
Publicado: (2018)

Overview of the Hybrids Developments and Modules Assembly for Outer Trackers
por: Sawyer, Craig Anthony
Publicado: (2018)

Monolithic Pixel Developments
por: Kugathasan, Thanushan
Publicado: (2018)

Overview of the Calorimeters Readout Upgrades
por: Straessner, Arno
Publicado: (2018)

Preamplifier/Shapers & ADC for Calorimeters
por: Schwemling, Philippe
Publicado: (2018)

Cannot write session to /tmp/vufind_sessions/sess_nj0rvtkt7ltnm4lc51ae0dnaqq