Cargando…
Test generation of crosstalk delay faults in VLSI circuits
Autores principales: | Jayanthy, S, Bhuvaneswari, M C |
---|---|
Lenguaje: | eng |
Publicado: |
Springer
2018
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2710614 |
Ejemplares similares
-
The design and analysis of VLSI circuits
por: Glasser, Lance A, et al.
Publicado: (1985) -
Low-power VLSI circuits and systems
por: Pal, Ajit
Publicado: (2015) -
10th Symposium on VLSI Circuits
por: Young, I A
Publicado: (1997) -
VLSI testing
por: Williams, T W
Publicado: (1986) -
Application of evolutionary algorithms for multi-objective optimization in VLSI and embedded systems
por: Bhuvaneswari, MC
Publicado: (2015)