Cargando…
Convolutional Layer Implementations in High-Level Synthesis for FPGAs
Field programmable gate arrays (FPGAs) offer a flexible hardware platform on which machine learning algorithms can be efficiently implemented. However, developing these algorithms on FPGAs can be prohibitive due to complex implementation details. We use the HLS4ML (High-Level Synthesis for Machine L...
Autor principal: | Lin, Kelvin |
---|---|
Lenguaje: | eng |
Publicado: |
2021
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2776765 |
Ejemplares similares
-
Generalized Machine Learning Quantization Implementation for High Level Synthesis Targeting FPGAs
por: Trahms, Matthew Karl
Publicado: (2022) -
Design recipes for FPGAs
por: Wilson, Peter R
Publicado: (2007) -
Performance Measurements of High-Bandwidth Transmission between FPGAs and Server Computers
por: Gohring, Timo
Publicado: (2020) -
Design recipes for FPGAs: using Verilog and VHDL
por: Wilson, Peter R
Publicado: (2016) -
Embedded Systems Design with Platform FPGAs: Principles and Practices
por: Sass, Ronald, et al.
Publicado: (2010)