Cargando…
Implementation and testing of Design For Testability methodologies in 65 nm ASICs for HL-LHC.
<!--HTML-->The development of the MPA and SSA ASICs is approaching the production phase with a volume of more than 1000 wafers. The importance of yield management in the construction of the Outer Tracker modules requires rigorous testing methods capable to identify all defective parts. This co...
Autor principal: | Bergamin, Gianmario |
---|---|
Lenguaje: | eng |
Publicado: |
2021
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2781958 |
Ejemplares similares
-
MPA-SSA, design and test of a 65nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019) -
MPA-SSA, design and test of a 65 nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019) -
Study, implementation and testing of radiation tolerant design for testability solutions for CMS OT FE ASICs
por: Bergamin, G, et al.
Publicado: (2022) -
Low-power SEE hardening techniques and error rate evaluation in 65nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2020) -
Low-power SEE hardening techniques and error rate evaluation in 65 nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2019)