Cargando…

Analog IP blocks in 28 nm CMOS for the high energy physics community: SLVS transmitter and receiver

A Scalable Low Voltage Signaling (SLVS) transmitter and receiver have been developed as IP blocks in a 28 nm standard CMOS technology for the future upgrades for the high luminosity LHC. At the target data rate of 1.28 Gbps, the transmitter consumes 6 mW and the receiver consumes 2 mW. The transmitt...

Descripción completa

Detalles Bibliográficos
Autores principales:	Bandi, F, Ballabriga, R, Borghello, G, Campbell, M, Caratelli, A, Ceresa, D, Hofmann, T, Kaplon, J, Kloukinas, K, Michelis, S, Pejašinović, R, Piernas-Díaz, F, Piller, M, Traversi, G
Lenguaje:	eng
Publicado:	2023
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1088/1748-0221/18/01/C01039 http://cds.cern.ch/record/2847608

Ejemplares similares

Generic Analog 8 Bit DAC IP Block in 28nm CMOS for the High Energy Physics Community
por: Piller, Markus, et al.
Publicado: (2022)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

Rad-hard RISC-V SoC and ASIP ecosystems studies for high-energy physics applications
por: Andorno, M, et al.
Publicado: (2023)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

A 65 nm pixel readout ASIC with quick transverse momentum discrimination capabilities for the CMS Tracker at HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2015)

Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors
por: Borghello, Giulio, et al.
Publicado: (2021)

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

Design and simulation of a 65 nm Macro-Pixel Readout ASIC (MPA) for the Pixel-Strip (PS) module of the CMS Outer Tracker detector at the HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2017)

MPA-SSA, design and test of a 65nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019)

MPA-SSA, design and test of a 65 nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019)

Short-Strip ASIC (SSA): A 65nm silicon-strip readout ASIC for the Pixel-Strip (PS) module of the CMS Outer Tracker detector upgrade at HL-LHC
por: Caratelli, Alessandro, et al.
Publicado: (2018)

Extending a 65nm CMOS process design kit for high total ionizing dose effects
por: Nikolaou, Aristeidis, et al.
Publicado: (2018)

Radiation-Tolerant SoC and Application-Specific Processors for On-Detector Programmability and Data Processing in Future High-Energy Physics Experiments
por: Andorno, Marco, et al.
Publicado: (2023)

Characterization of the MPA prototype, a 65 nm pixel readout ASIC with on-chip quick transverse momentum discrimination capabilities
por: Ceresa, Davide, et al.
Publicado: (2018)

Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023)

Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014)

Radiation tolerance of a SLVS receiver based on commercial components
por: Belloni, Alberto, et al.
Publicado: (2013)

Prototype of a gigabit data transmitter in 65 nm CMOS for DEPFET pixel detectors at Belle-II
por: Kishishita, T, et al.
Publicado: (2013)

Readout architecture for the Pixel-Strip module of the CMS Outer Tracker Phase-2 upgrade
por: Caratelli, Alessandro, et al.
Publicado: (2016)

Low-power SEE hardening techniques and error rate evaluation in 65nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2020)

Low-power SEE hardening techniques and error rate evaluation in 65 nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2019)

MAPS in 130 nm triple well CMOS technology for HEP applications
por: Pozzati, E, et al.
Publicado: (2007)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

CIC: a radiation tolerant 65 nm data aggregation ASIC for the future CMS tracking detector at LHC
por: Nodari, B, et al.
Publicado: (2023)

Analog design in deep submicron CMOS processes for LHC
por: Rivetti, A, et al.
Publicado: (1999)

Charge-based CMOS digital RF transmitters
por: Paro Filho, Pedro Emiliano, et al.
Publicado: (2016)

Total ionizing dose effects on analog performance of 28 nm bulk MOSFETs
por: Zhang, C M, et al.
Publicado: (2017)

A 65 nm CMOS analog processor with zero dead time for future pixel detectors
por: Gaioni, L, et al.
Publicado: (2017)

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

Investigation of Scaling and Temperature Effects in Total Ionizing Dose (TID) Experiments in 65 nm CMOS
por: Chevas, Loukas, et al.
Publicado: (2018)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

Front end electronics for silicon strip detectors in 90-nm CMOS technology: Advantages and challenges
por: Kaplon, J, et al.
Publicado: (2010)

Performance characterization and radiation tolerance evaluation of the SSA2 ASIC, the strip sensor readout ASIC of the CMS Outer Tracker at the HL-LHC
por: Caratelli, A, et al.
Publicado: (2023)

A 65 nm Rad-Hard Bandgap Voltage Reference for LHC Environment
por: Vergine, Tommaso, et al.
Publicado: (2016)

0.13 $\mu$m CMOS technologies for Analog Front-end Circuits in LHC detector upgrades
por: Manghisoni, Massimo, et al.
Publicado: (2005)

Analog Dithering Techniques for Wireless Transmitters
por: Arfaei Malekzadeh, Foad, et al.
Publicado: (2013)

Development of Radiation-hard Bandgap Reference and Temperature Sensor in CMOS 130 nm Technology
por: Kuczynska, Marika, et al.
Publicado: (2015)

Design of CMOS RFIC ultra-wideband impulse transmitters and receivers
por: Nguyen, Cam, et al.
Publicado: (2017)

CMOS 60-GHz and E-band power amplifiers and transmitters
por: Zhao, Dixian, et al.
Publicado: (2015)

Cannot write session to /tmp/vufind_sessions/sess_clte0vapd6jagrttvch4g5hgg1