Cargando…

A blocked implementation of level 3 BLAS for RISC processors

Detalles Bibliográficos
Autores principales:	Daydé, M J, Duff, I S
Lenguaje:	eng
Publicado:	1996
Materias:	Computing and Computers
Acceso en línea:	http://cds.cern.ch/record/298944

Ejemplares similares

High Performance CISC, RISC and VLIW Processors
por: Rao, G S
Publicado: (1992)

LINPACK working note ; 3, Fortran BLAS timing
por: Dongarra, J J
Publicado: (1980)

Vlsi chip design with the hardware description language VERILOG: an introduction based on a large RISC processor design
por: Golze, Ulrich, et al.
Publicado: (1996)

RISC without RISK?: an overview of current RISC computers in use in HEP batch
por: Jarp, S
Publicado: (1992)

Porting industrial codes and developing sparse linear solvers on parallel computers
por: Daydé, M J, et al.
Publicado: (1994)

Microprocessor architectures: RISC, CISC and DSP
por: Heath, Steve
Publicado: (1995)

MMIXware: a RISC computer for the third Millennium
por: Knuth, Donald Ervin
Publicado: (1999)

Implementation of the fourth level trigger of DELPHI on alpha AXP RISC processor
por: Augutinus, A, et al.
Publicado: (1996)

The sparse BLAS
por: Duff, I S, et al.
Publicado: (2001)

2nd International Conference on Vector and Parallel Processors in Computational Science
por: Duff, Iain S, et al.
Publicado: (1985)

Intel threading building blocks: outfitting C++ for multi-vore processor parallelism
por: Reinders, James
Publicado: (2007)

The XOP processor in FASTBUS
por: Lecoq, J, et al.
Publicado: (1985)

Implementation of monitors with macros: a programming aid for the HEP and other parallel processors
por: Lusk, E L, et al.
Publicado: (1984)

Embedded DSP processor design: application specific instruction set processors
por: Liu, Dake
Publicado: (2008)

Performance awareness: execution performance of HEP codes on RISC platforms,issues and solutions
por: Yaari, R, et al.
Publicado: (1995)

A new query processor for PAW
por: Ballintijn, M K, et al.
Publicado: (1996)

SIMD Processor Arrays
por: Parkinson, D
Publicado: (1992)

Special purpose processors
por: CERN. Geneva
Publicado: (1979)

Processor description languages
por: Mishra, Prabhat, et al.
Publicado: (2008)

A Fast Microprogrammed Processor
por: Lingjaerde, T
Publicado: (1974)

A VME RISC processor farm for third level triggering
por: Duval, P Y, et al.
Publicado: (1992)

Mainframe services using RISC-based workstations: the first two years' experience at CERN
por: Hemmer, F, et al.
Publicado: (1992)

High-level estimation and exploration of reliability for multi-processor system-on-chip
por: Wang, Zheng, et al.
Publicado: (2017)

Algorith xxx: a reference model implementation of the sparse BLAS in Fortan 95
por: Duff, I S, et al.
Publicado: (2002)

Content addressable parallel processors
por: Foster, Caxton C
Publicado: (1976)

Experience with vector processors in HEP
por: Carminati, F
Publicado: (1990)

Error coding for arithmetic processors
por: Rao, Thammavarapu R N
Publicado: (1974)

$\alpha_{critical}$ for parallel processors
por: Moncrieff, D, et al.
Publicado: (1994)

Pentium processor system architecture
por: Anderson, Don, et al.
Publicado: (1995)

Software for embedded processors: problems and solutions
por: Bogaerts, J A C
Publicado: (1990)

Performance data of multiple-precision scalar and vector BLAS operations on CPU and GPU
por: Isupov, Konstantin
Publicado: (2020)

Intel Quad Core Processor
Publicado: (2017)

Multi-Core Itanium Processor
Publicado: (2006)

Dual-core Itanium Processor
Publicado: (2006)

General-purpose graphics processor architecture
por: Aamodt, Tor M, et al.
Publicado: (2018)

3rd International Conference on Vector and Parallel Processors in Computational Science
por: Delves, L M, et al.
Publicado: (1988)

SCI with DSPs and RISC Processors for LHC 2nd Level Triggering
por: Clarke, P E L, et al.
Publicado: (1994)

The APE computer: a fast array processor
por: Albanese, M, et al.
Publicado: (1988)

Principles of secure processor architecture design
por: Szefer, Jakub, et al.
Publicado: (2018)

Network processors: architectures, protocols, and platforms
por: Lekkas, Panos C
Publicado: (2003)

Cannot write session to /tmp/vufind_sessions/sess_904mvo0k67t6dj135dude40bet