Cargando…

A flexible multi-channel high-resolution time-to-digital converter ASIC

A data driven multi-channel Time-to-Digital Converter (TDC) circuit with programmable resolution ( similar to 25ps - 8OOps binning) and a dynamic range of 102.4mus has been implemented in a 0.25mum CMOS technology. An on-chip PLL is used for clock multiplication up to 320MHz from an external 40MHz r...

Descripción completa

Detalles Bibliográficos
Autores principales:	Mota, M, Christiansen, J, Debieux, S, Ryzhov, V, Moreira, P, Marchioro, A
Lenguaje:	eng
Publicado:	2000
Materias:	Detectors and Experimental Techniques
Acceso en línea:	http://cds.cern.ch/record/560387

Ejemplares similares

A data driven high performance time to digital converter
por: Christiansen, J, et al.
Publicado: (2000)

A four channel, self-calibrating, high resolution, time to digital converter
por: Mota, M, et al.
Publicado: (1998)

A multichannel time-to-digital converter ASIC with better than 3 ps RMS time resolution
por: Perktold, L, et al.
Publicado: (2014)

An integrated 16-channel CMOS time-to-digital converter
por: Ljuslin, C, et al.
Publicado: (1993)

TTCrx: an ASIC for timing, trigger and control distribution in LHC experiments
por: Christiansen, J, et al.
Publicado: (1996)

A high-resolution time-to-digital converter based on an array of delay locked loops
por: Mota, M, et al.
Publicado: (1997)

Measurements of radiation effects on the timing, trigger and control receiver (TTCrx) ASIC
por: Toifl, Thomas H, et al.
Publicado: (2000)

The Detector Control Unit: An ASIC for the monitoring of the CMS silicon tracker
por: Magazzù, G, et al.
Publicado: (2004)

A multi-channel time-to-digital converter chip for drift chamber readout
por: Santos, D M, et al.
Publicado: (1995)

A PLL-Delay ASIC for clock recovery and trigger distribution in the CMS tracker
por: Marchioro, A, et al.
Publicado: (1997)

A prototype ASIC buck converter for LHC upgrades
por: Michelis, S, et al.
Publicado: (2008)

PicoTDC: a flexible 64 channel TDC with picosecond resolution
por: Altruda, Samuele, et al.
Publicado: (2023)

A multi-channel 24.4 ps bin size Time-to-Digital Converter for HEP applications
por: Mester, C, et al.
Publicado: (2008)

Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers
por: Bochenek, M, et al.
Publicado: (2010)

High-Resolution Time-to-Digital Converter in Field Programmable Gate Array
por: Aloisio, A, et al.
Publicado: (2008)

The ALTRO Chip: A 16-channel A/D Converter and Digital Processor for Gas Detectors
por: Esteve-Bosch, R, et al.
Publicado: (2003)

The GBT-SCA, a radiation tolerant ASIC for detector control applications in SLHC experiments
por: Gabrielli, A, et al.
Publicado: (2009)

Development of a time-to-digital converter ASIC for the upgrade of the ATLAS Monitored Drift Tube detector
por: Wang, Jinhong, et al.
Publicado: (2017)

A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment
por: Magazzù, G, et al.
Publicado: (2001)

The GBT-SCA, a radiation tolerant ASIC for detector control and monitoring applications in HEP experiments
por: Caratelli, A, et al.
Publicado: (2015)

Macro Pixel ASIC (MPA): The readout ASIC for the pixel-strip (PS) module of the CMS outer tracker at HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2014)

A low–power 16–channel AD converter and digital processor ASIC
por: Mota B, et al.
Publicado: (2002)

F1: An Eight Channel Time-to-Digital Converter Chip for High Rate Experiments
por: Braun, G., et al.
Publicado: (1999)

96-channel Time-to-Digital converter (TDC) for the RPC Phase-2 Link System
por: Boghrati, Behzad
Publicado: (2022)

Low-power clock distribution circuits for the Macro Pixel ASIC
por: Gaioni, L, et al.
Publicado: (2015)

Multi-hit time-to-digital converter VLSI for high-energy physics experiments
por: Arai, Y
Publicado: (2001)

A silicon pixel readout ASIC with 100-ps time resolution for the NA62 experiment
por: Dellacasa, G, et al.
Publicado: (2011)

DIRAC v2: a DIgital Readout Asic for hadronic Calorimeter
por: Gaglione, R, et al.
Publicado: (2009)

Octal channel amplifier-discriminator based on ASD-8 (ASIC) for timing measurements with drift chambers
por: Chernenko, S P, et al.
Publicado: (1997)

AROW: a 128 channel analogue pipeline with Wilkinson ADC and sparsification ASIC
por: Anghinolfi, Francis, et al.
Publicado: (1995)

Channel Control ASIC for the CMS hadron calorimeter front end readout module
por: Yarema, R J, et al.
Publicado: (2002)

PACIFIC: A 64-channel ASIC for scintillating fiber tracking in LHCb upgrade
por: Gascon, D, et al.
Publicado: (2015)

SAMPA Chip: the New 32 Channels ASIC for the ALICE TPC and MCH Upgrades
por: Adolfsson, J, et al.
Publicado: (2017)

The TDCpix Readout ASIC: A 75 ps Resolution Timing Front-End for the Gigatracker of the NA62 Experiment
por: Rinella, G Aglieri, et al.
Publicado: (2012)

A 65 nm pixel readout ASIC with quick transverse momentum discrimination capabilities for the CMS Tracker at HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2015)

Experimental characterization of the 192 channel Clear-PEM frontend ASIC coupled to a multi-pixel APD readout of LYSO:Ce crystals
por: Albuquerque, Edgar, et al.
Publicado: (2009)

A high-resolution time interpolator based on a delay locked loop and an RC delay line
por: Mota, M, et al.
Publicado: (1999)

The VeloPix ASIC
por: Poikela, Tuomas, et al.
Publicado: (2017)

HGCROC2: the front-end readout ASICs for the CMS High Granularity Calorimeter
por: Bouyjou, F, et al.
Publicado: (2022)

A first-level digital buffer with micropipelined data recalibration, selective zero suppression and trigger matching
por: Christiansen, J, et al.
Publicado: (1992)

Cannot write session to /tmp/vufind_sessions/sess_nh9tb753lbkceb0h73slqukoao