Cargando…
Readout Logic and Its Hardware Implementation in the DIRAC Experiment
Readout logic and architecture of the readout hardware of the experiment DIRAC at CERN are described. The data collection system is configured from dedicated and commercial readout branches running in a parallel hardware-controlled mode. Readout process is controlled by trigger processors which may...
Autores principales: | Karpukhin, V V, Kulikov, A V, Olshevsky, V G, Trusov, S V |
---|---|
Lenguaje: | eng |
Publicado: |
2003
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/621739 |
Ejemplares similares
-
Multigate and fast clear logic in FERA readout
por: Karpukhin, V, et al.
Publicado: (2001) -
Data acquisition software for DIRAC experiment
por: Olshevsky, V G, et al.
Publicado: (2001) -
Drift chamber readout system of the DIRAC experiment
por: Afanasyev, L., et al.
Publicado: (2002) -
Third level trigger for DIRAC (versions of implementation)
por: Karpukhin, V, et al.
Publicado: (1996) -
First level trigger of the DIRAC experiment
por: Afanasyev, L G, et al.
Publicado: (2002)