Hight-Speed, Parallel, Pipelined, Processor Architecture for front-end Electronics, and Method of Use Thereof

other imaging techniques,

Detalles Bibliográficos
Autor principal: Crosetto, D
Lenguaje:eng
Publicado: 1996
Materias:
Detectors and Experimental Techniques
Acceso en línea:http://cds.cern.ch/record/691678
_version_ 1780902039887282176
author Crosetto, D
author_facet Crosetto, D
author_sort Crosetto, D
collection CERN
description other imaging techniques,
id cern-691678
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 1996
record_format invenio
spelling cern-6916782019-09-30T06:29:59Zhttp://cds.cern.ch/record/691678engCrosetto, DHight-Speed, Parallel, Pipelined, Processor Architecture for front-end Electronics, and Method of Use ThereofDetectors and Experimental Techniquesother imaging techniques,LHCb-96-002oai:cds.cern.ch:6916781996-01-02
spellingShingle Detectors and Experimental Techniques
Crosetto, D
Hight-Speed, Parallel, Pipelined, Processor Architecture for front-end Electronics, and Method of Use Thereof
title Hight-Speed, Parallel, Pipelined, Processor Architecture for front-end Electronics, and Method of Use Thereof
title_full Hight-Speed, Parallel, Pipelined, Processor Architecture for front-end Electronics, and Method of Use Thereof
title_fullStr Hight-Speed, Parallel, Pipelined, Processor Architecture for front-end Electronics, and Method of Use Thereof
title_full_unstemmed Hight-Speed, Parallel, Pipelined, Processor Architecture for front-end Electronics, and Method of Use Thereof
title_short Hight-Speed, Parallel, Pipelined, Processor Architecture for front-end Electronics, and Method of Use Thereof
title_sort hight-speed, parallel, pipelined, processor architecture for front-end electronics, and method of use thereof
topic Detectors and Experimental Techniques
url http://cds.cern.ch/record/691678
work_keys_str_mv AT crosettod hightspeedparallelpipelinedprocessorarchitectureforfrontendelectronicsandmethodofusethereof

Ejemplares similares