Cargando…
Design of low-power, low-voltage, differential I/O links for High Energy Physics applications
This work presents the design of a low-power, differential signaling, input/output data link in a 65 nm CMOS process for high energy physics (HEP) experiments. The proposed driver, able to operate at 320 Mbps or 640 Mbps with a normalized power dissipation of 3.125 mW/Gbps, is meant to drive short d...
Autores principales: | Traversi, G, Bonacini, S, De Canio, F, Gaioni, L, Kloukinas, K, Manghisoni, M, Ratti, L, Re, V |
---|---|
Lenguaje: | eng |
Publicado: |
2015
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/10/01/C01055 http://cds.cern.ch/record/2158929 |
Ejemplares similares
-
Low-power clock distribution circuits for the Macro Pixel ASIC
por: Gaioni, L, et al.
Publicado: (2015) -
Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018) -
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016) -
A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017) -
An asynchronous front-end channel for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2016)