Cargando…
1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
The radiation tolerance of 65 nm bulk CMOS devices was investigated using 10 keV X-rays up to a Total Ionizing Dose (TID) of 1 Grad. Irradiation tests were performed at room temperature (25°C) as well as at low temperature (−15°C). The implications on the DC performance of n and p channel transistor...
Autores principales: | Menouni, M, Barbero, M, Bompard, F, Bonacini, S, Fougeron, D, Gaglione, R, Rozanov, A, Valerio, P, Wang, A |
---|---|
Lenguaje: | eng |
Publicado: |
2015
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/10/05/C05009 http://cds.cern.ch/record/2159030 |
Ejemplares similares
-
A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017) -
Radiation Vulnerability in 65 nm CMOS I/O Transistors after Exposure to Grad Dose
por: Ding, Lili, et al.
Publicado: (2015) -
Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012) -
Radiation-hard Active Pixel Sensors for HL-LHC Detector Upgrades based on HV/HR-CMOS Technology
por: Feigl, Simon, et al.
Publicado: (2014) -
65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)