Cargando…

Radiation tolerance study of a commercial 65 nm CMOS technology for high energy physics applications

This paper reports the radiation tolerance study of a commercial 65 nm technology, which is a strong candidate for the Large Hadron Collider applications. After exposure to 3 MeV protons till 1 Grad dose, the 65 nm CMOS transistors, especially the pMOSFETs, showed severe long-term degradation mainly...

Descripción completa

Detalles Bibliográficos
Autores principales:	Ding, Lili, Gerardin, Simone, Bagatin, Marta, Bisello, Dario, Mattiazzo, Serena, Paccagnella, Alessandro
Lenguaje:	eng
Publicado:	2016
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1016/j.nima.2016.03.096 http://cds.cern.ch/record/2287833

Ejemplares similares

Radiation Vulnerability in 65 nm CMOS I/O Transistors after Exposure to Grad Dose
por: Ding, Lili, et al.
Publicado: (2015)

Total Ionizing Dose effects on a 28 nm Hi-K metal-gate CMOS technology up to 1 Grad
por: Mattiazzo, S, et al.
Publicado: (2017)

Enhancement of Transistor-to-Transistor Variability Due to Total Dose Effects in 65-nm MOSFETs
por: Gerardin, S, et al.
Publicado: (2015)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

Single Event Gate Rupture in 130-nm CMOS Transistor Arrays Subjected to X-Ray Irradiation
por: Silvestri, M, et al.
Publicado: (2010)

TID Tolerance of commercial 130nm CMOS Technologies for HEP experiments
por: Gonella, Laura
Publicado: (2017)

Radiation-Induced Short Channel (RISCE) and Narrow Channel (RINCE) Effects in 65 and 130 nm MOSFETs
por: Faccio, F, et al.
Publicado: (2015)

Total Ionizing Dose effects in 130-nm commercial CMOS technologies for HEP experiments
por: Gonella, L, et al.
Publicado: (2007)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology
por: Muñoz-Gamarra, Jose Luis, et al.
Publicado: (2016)

Charge Buildup and Spatial Distribution of Interface Traps in 65-nm pMOSFETs Irradiated to Ultrahigh Doses
por: Bonaldo, Stefano, et al.
Publicado: (2019)

Dose-Rate Sensitivity of 65-nm MOSFETs Exposed to Ultrahigh Doses
por: Borghello, Giulio, et al.
Publicado: (2018)

Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
por: Wang, Jialei, et al.
Publicado: (2021)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Impact of NBTI Aging on the Single-Event Upset of SRAM Cells
por: Bagatin, M, et al.
Publicado: (2010)

A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017)

A High-Resolution Clock Phase-Shifter in a 65 nm CMOS Technology
por: Yang, Dongxu, et al.
Publicado: (2018)

A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology
por: Zeng, Zhiyao, et al.
Publicado: (2017)

A 4-fJ/Spike Artificial Neuron in 65 nm CMOS Technology
por: Sourikopoulos, Ilias, et al.
Publicado: (2017)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology
por: Kulis, Szymon, et al.
Publicado: (2019)

Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics
por: Rinella, G Aglieri, et al.
Publicado: (2023)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023)

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
por: Menouni, M, et al.
Publicado: (2015)

Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology
por: Bugiel, Szymon, et al.
Publicado: (2022)

Design of large scale sensors in 180 nm CMOS process modified for radiation tolerance
por: Flores Sanz de Acedo, L, et al.
Publicado: (2020)

A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

Influence of LDD Spacers and H$^+$ Transport on the Total-Ionizing-Dose Response of 65-nm MOSFETs Irradiated to Ultrahigh Doses
por: Faccio, Federico, et al.
Publicado: (2017)

A Prototype of a New Generation Readout ASIC in 65 nm CMOS for Pixel Detectors at HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology
por: Piro, F, et al.
Publicado: (2023)

A Direct Feedback FVF LDO for High Precision FMCW Radar Sensors in 65-nm CMOS Technology
por: Lee, Jun-Hee, et al.
Publicado: (2022)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

Digital Pixel Test Structures implemented in a 65 nm CMOS process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2022)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors
por: Borghello, Giulio, et al.
Publicado: (2021)

Cannot write session to /tmp/vufind_sessions/sess_kcidl6fkra0jvmjdes7qgerhn3