Cargando…

Pixel architectures in a HV-CMOS process for the ATLAS inner detector upgrade

In this paper, design details and simulation results of new pixel architectures designed in LFoundry 150 nm high voltage CMOS process in the framework of the ATLAS high luminosity inner detector upgrade are presented. These pixels can be connected to the FE-I4 readout chip via bump bonding or glue a...

Descripción completa

Detalles Bibliográficos
Autores principales: Degerli, Y, Godiot, S, Guilloux, F, Hemperek, T, Krüger, H, Lachkar, M, Liu, J, Orsini, F, Pangaud, P, Rymaszewski, P, Wang, T
Lenguaje:eng
Publicado: 2016
Materias:
Acceso en línea:https://dx.doi.org/10.1088/1748-0221/11/12/C12064
http://cds.cern.ch/record/2291317
Descripción
Sumario:In this paper, design details and simulation results of new pixel architectures designed in LFoundry 150 nm high voltage CMOS process in the framework of the ATLAS high luminosity inner detector upgrade are presented. These pixels can be connected to the FE-I4 readout chip via bump bonding or glue and some of them can also be tested without a readout chip. Negative high voltage is applied to the high resistivity (> 2 kΩ .cm) substrate in order to deplete the deep n-well charge collection diode, ensuring good charge collection and radiation tolerance. In these pixels, the front-end has been implemented inside the diode using both NMOS and PMOS transistors. The pixel pitch is 50 μm × 250 μm for all pixels. These pixels have been implemented in a demonstrator chip called LFCPIX.