Cargando…
Characterization of radiation effects in 65 nm digital circuits with the DRAD digital radiation test chip
A Digital RADiation (DRAD) test chip has been specifically designed to study the impact of Total Ionizing Dose (TID) (<1 Grad) and Single Event Upset (SEU) on digital logic gates in a 65 nm CMOS technology. Nine different versions of standard cell libraries are studied in this chip, basically dif...
Autores principales: | Casas, L M Jara, Ceresa, D, Kulis, S, Miryala, S, Christiansen, J, Francisco, R, Gnani, D |
---|---|
Lenguaje: | eng |
Publicado: |
2017
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/12/02/C02039 http://cds.cern.ch/record/2275135 |
Ejemplares similares
-
Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022) -
Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021) -
DRAD results obtained during irradiation campaigns
por: Jara Casas, Luis Miguel
Publicado: (2020) -
Optimal Physical Implementation of Radiation Tolerant High-Speed Digital Integrated Circuits in Deep-Submicron Technologies
por: Prinzie, Jeffrey, et al.
Publicado: (2019) -
A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS
por: Prinzie, Jeffrey, et al.
Publicado: (2019)