Cargando…
Low-power SEE hardening techniques and error rate evaluation in 65nm readout ASICs
Single event radiation effects represent one of the main challenges for digital designs exposed to ionizing particles in high energy physics detectors. Radiation hardening techniques are based on redundancy, leading to a significant increase in power consumption and area overhead. This contribution...
Autores principales: | Caratelli, Alessandro, Scarfi, Simone, Bergamin, Gianmario, Ceresa, Davide, Clerq, Jarne De, Kloukinas, Kostas, Leblebici, Yusuf |
---|---|
Lenguaje: | eng |
Publicado: |
SISSA
2020
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.22323/1.370.0015 http://cds.cern.ch/record/2724952 |
Ejemplares similares
-
Low-power SEE hardening techniques and error rate evaluation in 65 nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2019) -
MPA-SSA, design and test of a 65nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019) -
MPA-SSA, design and test of a 65 nm ASIC-based system for particle tracking at HL-LHC featuring on-chip particle discrimination
por: Ceresa, Davide, et al.
Publicado: (2019) -
Short-Strip ASIC (SSA): A 65nm silicon-strip readout ASIC for the Pixel-Strip (PS) module of the CMS Outer Tracker detector upgrade at HL-LHC
por: Caratelli, Alessandro, et al.
Publicado: (2018) -
Design and simulation of a 65 nm Macro-Pixel Readout ASIC (MPA) for the Pixel-Strip (PS) module of the CMS Outer Tracker detector at the HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2017)