Cargando…
Analysis and Hardening of SEGR in Trench VDMOS with Termination Structure
Single-event gate-rupture (SEGR) in the trench vertical double-diffused power MOSFET (VDMOS) occurs at a critical bias voltage during heavy-ion experiments. Fault analysis demonstrates that the hot spot is located at the termination of the VDMOS, and the gate oxide in the termination region has been...
Autores principales: | Wang, Yuan, Liu, Tao, Qian, Lingli, Wu, Hao, Yu, Yiren, Tao, Jingyu, Cheng, Zijun, Hu, Shengdong |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10053811/ https://www.ncbi.nlm.nih.gov/pubmed/36985094 http://dx.doi.org/10.3390/mi14030688 |
Ejemplares similares
-
Simulation Studies on Single-Event Effects and the Mechanisms of SiC VDMOS from a Structural Perspective
por: Liu, Tao, et al.
Publicado: (2023) -
Segre’s reflexivity and an inductive characterization of hyperquadrics
por: Kachi, Yasuyuki, et al.
Publicado: (2002) -
Emilio Segre (left) and Edoardo Amaldi
por: CERN PhotoLab
Publicado: (1962) -
Beniamino Segre, Fermi aide, dies in Rome at 74
Publicado: (1977) -
From classical to modern algebraic geometry: Corrado Segre's mastership and legacy
por: Casnati, Gianfranco, et al.
Publicado: (2016)