Cargando…
Three-Dimensional Integrated Fan-Out Wafer-Level Package Micro-Bump Electromigration Study
To meet the demands for miniaturization and multi-functional and high-performance electronics applications, the semiconductor industry has shifted its packaging approach to multi-chip vertical stacking. Among the advanced packaging technologies for high-density interconnects, the most persistent fac...
Autores principales: | Tian, Wenchao, Gao, Ran, Gu, Lin, Ji, Haoyue, Zhou, Liming |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10301314/ https://www.ncbi.nlm.nih.gov/pubmed/37374840 http://dx.doi.org/10.3390/mi14061255 |
Ejemplares similares
-
Fan-Out Wafer and Panel Level Packaging as Packaging Platform for Heterogeneous Integration
por: Braun, Tanja, et al.
Publicado: (2019) -
Advances in embedded and fan-out wafer level packaging technologies
por: Keser, Beth, et al.
Publicado: (2019) -
Investigation of Warpage for Multi-Die Fan-Out Wafer-Level Packaging Process
por: Chen, Chuan, et al.
Publicado: (2022) -
Exploring the Influence of Material Properties of Epoxy Molding Compound on Wafer Warpage in Fan-Out Wafer-Level Packaging
por: Chuang, Wan-Chun, et al.
Publicado: (2023) -
Effect of Bonding Strength on Electromigration Failure in Cu–Cu Bumps
por: Shie, Kai-Cheng, et al.
Publicado: (2021)