Cargando…
An Investigation on the Most Likely Failure Locations in the BEoL Stack of a 20 nm Chip Due to Chip Package Interaction with the Use of Novel Semi-Elliptical Cracks
The era of 20 nm integrated circuits has arrived. There exist abundant heterogeneous micro/nano structures, with thicknesses ranging from hundreds of nanometers to sub-microns in the IC back end of the line stack, which put stringent demands on the reliability of the device. In this paper, the relia...
Autores principales: | Li, Ganglong, Shi, Yidian, Tay, Andrew A. O., Long, Zhilin |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10609484/ https://www.ncbi.nlm.nih.gov/pubmed/37893390 http://dx.doi.org/10.3390/mi14101953 |
Ejemplares similares
-
Micromechanical BEoL robustness evaluation methods enabling loading condition customization and acoustic emission damage monitoring()
por: Silomon, Jendrik, et al.
Publicado: (2023) -
Development of Equivalent Material Properties of Microbump for Simulating Chip Stacking Packaging
por: Lee, Chang-Chun, et al.
Publicado: (2015) -
Resonant MEMS Pressure Sensor in 180 nm CMOS Technology Obtained by BEOL Isotropic Etching
por: Mata-Hernandez, Diana, et al.
Publicado: (2020) -
Advanced flip chip packaging
por: Tong, Ho-Ming, et al.
Publicado: (2013) -
Amdahl 470 Chip Package
Publicado: (1975)