Cargando…
An FPGA-Based High-Performance Stateful Packet Processing Method
Compared to a stateless data plane, a stateful data plane offloads part of state information and control logic from a controller to a data plane to reduce communication overhead and improve packet processing efficiency. However, existing methods for implementing stateful data planes face challenges,...
Autores principales: | Lu, Rui, Guo, Zhichuan |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10673001/ https://www.ncbi.nlm.nih.gov/pubmed/38004932 http://dx.doi.org/10.3390/mi14112074 |
Ejemplares similares
-
The Design of a Dynamic Configurable Packet Parser Based on FPGA
por: Sun, Ying, et al.
Publicado: (2023) -
Highly Concurrent TCP Session Connection Management System on FPGA Chip
por: Wang, Ke, et al.
Publicado: (2023) -
QGWFQS: A Queue-Group-Based Weight Fair Queueing Scheduler on FPGA
por: Guo, Yunfei, et al.
Publicado: (2023) -
Improving Packet Processing Performance in the ATLAS FELIX Project
por: Schumacher, Jorn, et al.
Publicado: (2015) -
Improving Packet Processing Performance of a Memory-Bounded Application
por: Schumacher, Jorn, et al.
Publicado: (2015)