Cargando…
The Characteristics of Seebeck Coefficient in Silicon Nanowires Manufactured by CMOS Compatible Process
Silicon nanowires are patterned down to 30 nm using complementary metal-oxide-semiconductor (CMOS) compatible process. The electrical conductivities of n-/p-leg nanowires are extracted with the variation of width. Using this structure, Seebeck coefficients are measured. The obtained maximum Seebeck...
Autores principales: | Jang, Moongyu, Park, Youngsam, Jun, Myungsim, Hyun, Younghoon, Choi, Sung-Jin, Zyung, Taehyoung |
---|---|
Formato: | Texto |
Lenguaje: | English |
Publicado: |
Springer
2010
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC2956042/ https://www.ncbi.nlm.nih.gov/pubmed/21076666 http://dx.doi.org/10.1007/s11671-010-9690-2 |
Ejemplares similares
-
High Seebeck Coefficient of Porous Silicon: Study of the Porosity Dependence
por: Valalaki, Katerina, et al.
Publicado: (2016) -
Tailoring of Seebeck coefficient with surface roughness effects in silicon sub-50-nm films
por: Kumar, Manoj, et al.
Publicado: (2012) -
Seebeck coefficient of silicon nanowire forests doped by thermal diffusion
por: Elyamny, Shaimaa, et al.
Publicado: (2020) -
CMOS-Compatible Fabrication for Photonic Crystal-Based Nanofluidic Structure
por: Peng, Wang, et al.
Publicado: (2017) -
CMOS-compatible metal-stabilized nanostructured Si as anodes for lithium-ion microbatteries
por: Lee, Gibaek, et al.
Publicado: (2014)