Cargando…
Electrical property comparison and charge transmission in p-type double gate and single gate junctionless accumulation transistor fabricated by AFM nanolithography
The junctionless nanowire transistor is a promising alternative for a new generation of nanotransistors. In this letter the atomic force microscopy nanolithography with two wet etching processes was implemented to fabricate simple structures as double gate and single gate junctionless silicon nanowi...
Autores principales: | Dehzangi, Arash, Abdullah, A Makarimi, Larki, Farhad, Hutagalung, Sabar D, Saion, Elias B, Hamidon, Mohd N, Hassan, Jumiah, Gharayebi, Yadollah |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer
2012
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3489690/ https://www.ncbi.nlm.nih.gov/pubmed/22781031 http://dx.doi.org/10.1186/1556-276X-7-381 |
Ejemplares similares
-
Pinch-off mechanism in double-lateral-gate junctionless transistors fabricated by scanning probe microscope based lithography
por: Larki, Farhad, et al.
Publicado: (2012) -
Effect of Geometric Parameters on the Performance of P-Type Junctionless Lateral Gate Transistors
por: Larki, Farhad, et al.
Publicado: (2014) -
Characterizing the electrical properties of raised S/D junctionless thin-film transistors with a dual-gate structure
por: Cheng, Ya-Chi, et al.
Publicado: (2014) -
Impact of Parameter Variation in Fabrication of Nanostructure by Atomic Force Microscopy Nanolithography
por: Dehzangi, Arash, et al.
Publicado: (2013) -
A single poly-Si gate-all-around junctionless fin field-effect transistor for use in one-time programming nonvolatile memory
por: Yeh, Mu-Shih, et al.
Publicado: (2014)