Cargando…
Investigation of a Novel Common Subexpression Elimination Method for Low Power and Area Efficient DCT Architecture
A wide interest has been observed to find a low power and area efficient hardware design of discrete cosine transform (DCT) algorithm. This research work proposed a novel Common Subexpression Elimination (CSE) based pipelined architecture for DCT, aimed at reproducing the cost metrics of power and a...
Autores principales: | Siddiqui, M. F., Reza, A. W., Kanesan, J., Ramiah, H. |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Hindawi Publishing Corporation
2014
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4124737/ https://www.ncbi.nlm.nih.gov/pubmed/25133249 http://dx.doi.org/10.1155/2014/620868 |
Ejemplares similares
-
Efficient BinDCT hardware architecture exploration and implementation on FPGA
por: Ben Abdelali, Abdessalem, et al.
Publicado: (2016) -
Wideband LTE Power Amplifier with Integrated Novel Analog Pre-Distorter Linearizer for Mobile Wireless Communications
por: Uthirajoo, Eswaran, et al.
Publicado: (2014) -
50 MHz–10 GHz Low-Power Resistive Feedback Current-Reuse Mixer with Inductive Peaking for Cognitive Radio Receiver
por: Vitee, Nandini, et al.
Publicado: (2014) -
Low CD36 and LOX-1 Levels and CD36 Gene Subexpression Are Associated with Metabolic Dysregulation in Older Individuals with Abdominal Obesity
por: Madrigal-Ruíz, Perla-Monserrat, et al.
Publicado: (2016) -
Fast Transient Thermal Analysis of Non-Fourier Heat Conduction Using Tikhonov Well-Conditioned Asymptotic Waveform Evaluation
por: Rana, Sohel, et al.
Publicado: (2014)