Cargando…
The interfaces of lanthanum oxide-based subnanometer EOT gate dielectrics
When pushing the gate dielectric thickness of metal-oxide-semiconductor (MOS) devices down to the subnanometer scale, the most challenging issue is the interface. The interfacial transition layers between the high-k dielectric/Si and between the high-k dielectric/gate metal become the critical const...
Autores principales: | Wong, Hei, Zhou, Jian, Zhang, Jieqiong, Jin, Hao, Kakushima, Kuniyuki, Iwai, Hiroshi |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer
2014
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4159380/ https://www.ncbi.nlm.nih.gov/pubmed/25246873 http://dx.doi.org/10.1186/1556-276X-9-472 |
Ejemplares similares
-
Characteristic Variabilities of Subnanometer EOT La(2)O(3) Gate Dielectric Film of Nano CMOS Devices
por: Wong, Hei, et al.
Publicado: (2021) -
Positronics of subnanometer atomistic imperfections in solids as a high-informative structure characterization tool
por: Shpotyuk, Oleh, et al.
Publicado: (2015) -
Simulation and Performance Analysis of Dielectric Modulated Dual Source Trench Gate TFET Biosensor
por: Chong, Chen, et al.
Publicado: (2021) -
Atomic Layer Deposition of Gallium Oxide Films as Gate Dielectrics in AlGaN/GaN Metal–Oxide–Semiconductor High-Electron-Mobility Transistors
por: Shih, Huan-Yu, et al.
Publicado: (2016) -
High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure
por: Chen, Szu-Hung, et al.
Publicado: (2012)