Cargando…
InAs/Si Hetero-Junction Nanotube Tunnel Transistors
Hetero-structure tunnel junctions in non-planar gate-all-around nanowire (GAA NW) tunnel FETs (TFETs) have shown significant enhancement in ‘ON’ state tunnel current over their all-silicon counterpart. Here we show the unique concept of nanotube TFET in a hetero-structure configuration that is capab...
Autores principales: | Hanna, Amir N., Fahad, Hossain M., Hussain, Muhammad M. |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Nature Publishing Group
2015
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4413881/ https://www.ncbi.nlm.nih.gov/pubmed/25923104 http://dx.doi.org/10.1038/srep09843 |
Ejemplares similares
-
Are Nanotube Architectures More Advantageous Than Nanowire Architectures For Field Effect Transistors?
por: Fahad, Hossain M., et al.
Publicado: (2012) -
Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs)
por: Choi, Woo Young, et al.
Publicado: (2016) -
Drain Current Model for Double Gate Tunnel-FETs with InAs/Si Heterojunction and Source-Pocket Architecture
por: Lu, Hongliang, et al.
Publicado: (2019) -
A carbon nanotube–graphene nanoribbon seamless junction transistor
por: Sagade, Abhay A., et al.
Publicado: (2020) -
A soft lithographic approach to fabricate InAs nanowire field-effect transistors
por: Lee, Sang Hwa, et al.
Publicado: (2018)