Cargando…
The Integration of Sub-10 nm Gate Oxide on MoS(2) with Ultra Low Leakage and Enhanced Mobility
The integration of ultra-thin gate oxide, especially at sub-10 nm region, is one of the principle problems in MoS(2) based transistors. In this work, we demonstrate sub-10 nm uniform deposition of Al(2)O(3) on MoS(2) basal plane by applying ultra-low energy remote oxygen plasma pretreatment prior to...
Autores principales: | Yang, Wen, Sun, Qing-Qing, Geng, Yang, Chen, Lin, Zhou, Peng, Ding, Shi-Jin, Zhang, David Wei |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Nature Publishing Group
2015
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4491716/ https://www.ncbi.nlm.nih.gov/pubmed/26146017 http://dx.doi.org/10.1038/srep11921 |
Ejemplares similares
-
Plasmonic Hybrids of MoS(2) and 10-nm Nanogap Arrays for Photoluminescence Enhancement
por: Yang, Yang, et al.
Publicado: (2020) -
Instrumentation for Gate Current Noise Measurements on sub-100 nm MOS Transistors
por: Gaioni, L, et al.
Publicado: (2008) -
Ultra‐Steep‐Slope High‐Gain MoS(2) Transistors with Atomic Threshold‐Switching Gate
por: Lin, Jun, et al.
Publicado: (2022) -
Effect of Back-Gate Voltage on the High-Frequency Performance of Dual-Gate MoS(2) Transistors
por: Gao, Qingguo, et al.
Publicado: (2021) -
Sub-5 nm Gate-Length Monolayer Selenene Transistors
por: Li, Qiang, et al.
Publicado: (2023)