Cargando…
Co-Design Method and Wafer-Level Packaging Technique of Thin-Film Flexible Antenna and Silicon CMOS Rectifier Chips for Wireless-Powered Neural Interface Systems
In this paper, a co-design method and a wafer-level packaging technique of a flexible antenna and a CMOS rectifier chip for use in a small-sized implantable system on the brain surface are proposed. The proposed co-design method optimizes the system architecture, and can help avoid the use of extern...
Autores principales: | Okabe, Kenji, Jeewan, Horagodage Prabhath, Yamagiwa, Shota, Kawano, Takeshi, Ishida, Makoto, Akita, Ippei |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2015
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4721804/ https://www.ncbi.nlm.nih.gov/pubmed/26694407 http://dx.doi.org/10.3390/s151229885 |
Ejemplares similares
-
Monolithic Wafer Scale Integration of Silicon Nanoribbon Sensors with CMOS for Lab-on-Chip Application
por: Jayakumar, Ganesh, et al.
Publicado: (2018) -
Wafer-level chip-scale packaging: analog and power semiconductor applications
por: Qu, Shichun, et al.
Publicado: (2015) -
A CMOS Pressure Sensor Tag Chip for Passive Wireless Applications
por: Deng, Fangming, et al.
Publicado: (2015) -
A 900 MHz, Wide-Input Range, High-Efficiency, Differential CMOS Rectifier for Ambient Wireless Powering
por: Alhoshany, Abdulaziz
Publicado: (2022) -
Novel Bi-UWB on-Chip Antenna for Wireless NoC
por: Gaha, Hafedh Ibrahim, et al.
Publicado: (2022)