Cargando…
A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance
A review on CMOS delay lines with a focus on the most frequently used techniques for high-resolution delay step is presented. The primary types, specifications, delay circuits, and operating principles are presented. The delay circuits reported in this paper are used for delaying digital inputs and...
Autores principales: | Abdulrazzaq, Bilal I., Abdul Halin, Izhal, Kawahito, Shoji, Sidek, Roslina M., Shafie, Suhaidi, Yunus, Nurul Amziah Md. |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer International Publishing
2016
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4828372/ https://www.ncbi.nlm.nih.gov/pubmed/27104122 http://dx.doi.org/10.1186/s40064-016-2090-z |
Ejemplares similares
-
Design of a Sub-Picosecond Jitter with Adjustable-Range CMOS Delay-Locked Loop for High-Speed and Low-Power Applications
por: Abdulrazzaq, Bilal I., et al.
Publicado: (2016) -
Non-Linearity in Wide Dynamic Range CMOS Image Sensors Utilizing a Partial Charge Transfer Technique
por: Shafie, Suhaidi, et al.
Publicado: (2009) -
A Dynamic Range Expansion Technique for CMOS Image Sensors with Dual Charge Storage in a Pixel and Multiple Sampling
por: Shafie, Suhaidi, et al.
Publicado: (2008) -
Jittered echo-delay resolution in bottlenose dolphins (Tursiops truncatus)
por: Finneran, James J., et al.
Publicado: (2018) -
A Sub-Picosecond Digitally-Controlled Phase Delay
por: Tousi, Yahya
Publicado: (2021)