Cargando…
A 45 nm Stacked CMOS Image Sensor Process Technology for Submicron Pixel †
A submicron pixel’s light and dark performance were studied by experiment and simulation. An advanced node technology incorporated with a stacked CMOS image sensor (CIS) is promising in that it may enhance performance. In this work, we demonstrated a low dark current of 3.2 e(−)/s at 60 °C, an ultra...
Autores principales: | Takahashi, Seiji, Huang, Yi-Min, Sze, Jhy-Jyi, Wu, Tung-Ting, Guo, Fu-Sheng, Hsu, Wei-Cheng, Tseng, Tung-Hsiung, Liao, King, Kuo, Chin-Chia, Chen, Tzu-Hsiang, Chiang, Wei-Chieh, Chuang, Chun-Hao, Chou, Keng-Yu, Chung, Chi-Hsien, Chou, Kuo-Yu, Tseng, Chien-Hsien, Wang, Chuan-Joung, Yaung, Dun-Nien |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2017
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5751557/ https://www.ncbi.nlm.nih.gov/pubmed/29206162 http://dx.doi.org/10.3390/s17122816 |
Ejemplares similares
-
Vectors and submicron precision: redundancy and 3D stacking in silicon pixel detectors
por: Heijne, E H M, et al.
Publicado: (2010) -
Development of Pixel Front-End Electronics using Advanced Deep Submicron CMOS Technologies
por: Havránek, Miroslav
Publicado: (2018) -
Total dose behavior of submicron and deep submicron CMOS technologies
por: Anelli, G, et al.
Publicado: (1997) -
Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014) -
Radiation tolerance beyond 10-mrad for a pixel readout chip in standard submicron CMOS
por: Snoeys, W, et al.
Publicado: (1998)