Cargando…

3D Numerical Simulation of a Z Gate Layout MOSFET for Radiation Tolerance

In this paper, for the first time, an n-channel metal-oxide-semiconductor field-effect transistor (NMOSFET) layout with a Z gate and an improved total ionizing dose (TID) tolerance is proposed. The novel layout can be radiation-hardened with a fixed charge density at the shallow trench isolation (ST...

Descripción completa

Detalles Bibliográficos
Autores principales:	Wang, Ying, Shan, Chan, Piao, Wei, Li, Xing-ji, Yang, Jian-qun, Cao, Fei, Yu, Cheng-hao
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	MDPI 2018
Materias:	Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6315489/ https://www.ncbi.nlm.nih.gov/pubmed/30558147 http://dx.doi.org/10.3390/mi9120659

Ejemplares similares

Aspect Ratio Model for Radiation-Tolerant Dummy Gate-Assisted n-MOSFET Layout
por: Lee, Min Su, et al.
Publicado: (2014)

Radiation Response of Negative Gate Biased SiC MOSFETs
por: Takeyama, Akinori, et al.
Publicado: (2019)

High frequency MOSFET gate drivers: technologies and applications
por: Zhang, Zhiliang, et al.
Publicado: (2017)

Mosfet modeling for VLSI simulation : theory and practice /
por: Arora, N. (Narain), 1943-
Publicado: (2007)

Control of the Alumina Microstructure to Reduce Gate Leaks in Diamond MOSFETs
por: Gutiérrez, Marina, et al.
Publicado: (2018)

SiC Fin-Shaped Gate Trench MOSFET with Integrated Schottky Diode
por: Deng, Xiaochuan, et al.
Publicado: (2021)

Heterogeneous CMOS Integration of InGaAs-OI nMOSFETs and Ge pMOSFETs Based on Dual-Gate Oxide Technique
por: Tang, Xiaoyu, et al.
Publicado: (2022)

Performance of arsenene and antimonene double-gate MOSFETs from first principles
por: Pizzi, Giovanni, et al.
Publicado: (2016)

Improved Dielectrically Modulated Quad Gate Schottky Barrier MOSFET Biosensor
por: Esakki, Papanasam, et al.
Publicado: (2023)

Electrode Layout Optimization and Numerical Simulation of Cast Conductive Asphalt Concrete Steel Bridge Deck Pavement
por: Li, Zhenxia, et al.
Publicado: (2022)

Technology computer aided design: simulation for VLSI MOSFET
por: Sarkar, Chandan Kumar
Publicado: (2013)

MOSFETs : properties, preparations and performance /
Publicado: (2008)

Forward and Reverse Operation of Enclosed-Gate MOSFETs and Sensitivity to High Total Ionizing Dose
por: Nikolaou, Aristeidis, et al.
Publicado: (2019)

150–200 V Split-Gate Trench Power MOSFETs with Multiple Epitaxial Layers
por: Chien, Feng-Tso, et al.
Publicado: (2020)

Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
por: Gu, Jie, et al.
Publicado: (2021)

Ternary logic decoder using independently controlled double-gate Si-NW MOSFETs
por: Han, Seong-Joo, et al.
Publicado: (2021)

A Low-Dimensional Layout of Magnetic Units as Nano-Systems of Combinatorial Logic: Numerical Simulations
por: Kuźma, Dominika, et al.
Publicado: (2021)

Gate Length Variation Effect on Performance of Gate-First Self-Aligned In(0.53)Ga(0.47)As MOSFET
por: Mohd Razip Wee, Mohd F., et al.
Publicado: (2013)

Analysis and design of MOSFETs : modeling, simulation, and parameter extraction /
por: Liou, Juin J.
Publicado: (1998)

Power MOSFETS : theory and applications /
por: Grant, Duncan Andrew
Publicado: (1989)

Influence of Different Device Structures on the Degradation for Trench-Gate SiC MOSFETs: Taking Avalanche Stress as an Example
por: Wei, Zhaoxiang, et al.
Publicado: (2022)

Strain-engineered MOSFETs
por: Maiti, CK, et al.
Publicado: (2012)

Strain-Engineered MOSFETs
por: Maiti, CK
Publicado: (2018)

Use of Bilayer Gate Insulator in GaN-on-Si Vertical Trench MOSFETs: Impact on Performance and Reliability
por: Mukherjee, Kalparupa, et al.
Publicado: (2020)

Author Correction: Ternary logic decoder using independently controlled double-gate Si-NW MOSFETs
por: Han, Seong‑Joo, et al.
Publicado: (2021)

4H-SiC Double Trench MOSFET with Split Heterojunction Gate for Improving Switching Characteristics
por: Na, Jaeyeop, et al.
Publicado: (2021)

CMOS: circuit design, layout and simulation
por: Baker, R Jacob, et al.
Publicado: (1997)

CMOS: circuit design, layout and simulation
por: Baker, R Jacob
Publicado: (2010)

CMOS: Circuit Design, Layout and Simulation
por: Baker, R Jacob
Publicado: (2008)

MOSFET dosimeter characterization in MR‐guided radiation therapy (MRgRT) Linac
por: Yadav, Poonam, et al.
Publicado: (2019)

Numerical integration methods and layout improvements in the context of dynamic RNA visualization
por: Shabash, Boris, et al.
Publicado: (2017)

High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure
por: Chen, Szu-Hung, et al.
Publicado: (2012)

High-k gate dielectric materials: applications with advanced metal oxide semiconductor field effect transistors (mosfets)
por: Pratap Maity, Niladri, et al.
Publicado: (2020)

Electrical Properties of Ultrathin Hf-Ti-O Higher k Gate Dielectric Films and Their Application in ETSOI MOSFET
por: Xiong, Yuhua, et al.
Publicado: (2016)

Electrical Characteristics of the Uniaxial-Strained nMOSFET with a Fluorinated HfO(2)/SiON Gate Stack
por: Chen, Yung-Yu
Publicado: (2014)

Vertical GaN MOSFET Power Devices
por: Langpoklakpam, Catherine, et al.
Publicado: (2023)

ENERGY DEPOSITION SIMULATIONS FOR UPGRADED COLLIMATION LAYOUTS
por: R. Bruce, A. Lechner, S. Redaelli
Publicado: (2014)

Schottky barrier SOI-MOSFETs with high-k La(2)O(3)/ZrO(2) gate dielectrics
por: Henkel, C., et al.
Publicado: (2011)

Design of a Capacitorless DRAM Based on a Polycrystalline-Silicon Dual-Gate MOSFET with a Fin-Shaped Structure
por: An, Hee Dae, et al.
Publicado: (2022)

Mosfet models for spice simulation including BSIM3v3 and BSIM4
por: Liu, William
Publicado: (2001)

Cannot write session to /tmp/vufind_sessions/sess_onqfkd3isor5rs4q516evkottt