Cargando…

Improving ESD Protection Robustness Using SiGe Source/Drain Regions in Tunnel FET

Currently, a tunnel field-effect transistor (TFET) is being considered as a suitable electrostatic discharge (ESD) protection device in advanced technology. In addition, silicon-germanium (SiGe) engineering is shown to improve the performance of TFET-based ESD protection devices. In this paper, a ne...

Descripción completa

Detalles Bibliográficos
Autores principales:	Yang, Zhaonian, Yang, Yuan, Yu, Ningmei, Liou, Juin J.
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	MDPI 2018
Materias:	Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6316336/ https://www.ncbi.nlm.nih.gov/pubmed/30545073 http://dx.doi.org/10.3390/mi9120657

Ejemplares similares

Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
por: Li, Wei, et al.
Publicado: (2017)

High-Performance P- and N-Type SiGe/Si Strained Super-Lattice FinFET and CMOS Inverter: Comparison of Si and SiGe FinFET
por: Yao, Yi-Ju, et al.
Publicado: (2023)

Novel SiGe/Si Heterojunction Double-Gate Tunneling FETs with a Heterogate Dielectric for High Performance
por: Chen, Qing, et al.
Publicado: (2023)

Stacked SiGe nanosheets p-FET for Sub-3 nm logic applications
por: Chu, Chun-Lin, et al.
Publicado: (2023)

Design Technology Co-Optimization Strategy for Ge Fraction in SiGe Channel of SGOI FinFET
por: Li, Shixin, et al.
Publicado: (2023)

Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication and Its Electrical Characteristics
por: Li, Yongliang, et al.
Publicado: (2021)

Drain Current Model for Double Gate Tunnel-FETs with InAs/Si Heterojunction and Source-Pocket Architecture
por: Lu, Hongliang, et al.
Publicado: (2019)

Integration of Highly Strained SiGe in Source and Drain with HK and MG for 22 nm Bulk PMOS Transistors
por: Wang, Guilei, et al.
Publicado: (2017)

Selection of SiGe foundry
por: de La Taille, C.
Publicado: (2016)

BICMOS SiGe engineering run
por: Seguin-Moreau, N.
Publicado: (2018)

Threshold Voltage Adjustment by Varying Ge Content in SiGe p-Channel for Single Metal Shared Gate Complementary FET (CFET)
por: Sun, Chong-Jhe, et al.
Publicado: (2022)

Controlling Drain Side Tunneling Barrier Width in Electrically Doped PNPN Tunnel FET
por: Shan, Chan, et al.
Publicado: (2023)

Spin independence of the strongly enhanced effective mass in ultra-clean SiGe/Si/SiGe two-dimensional electron system
por: Melnikov, M. Yu., et al.
Publicado: (2023)

Strained MOSFETs on ordered SiGe dots
por: Cervenka, Johann, et al.
Publicado: (2011)

Atomistic Insights into Ultrafast SiGe Nanoprocessing
por: Calogero, Gaetano, et al.
Publicado: (2023)

Formation of Nanopits in Si Capping Layers on SiGe Quantum Dots
por: Cui, Jian, et al.
Publicado: (2010)

Broadband Ge/SiGe quantum dot photodetector on pseudosubstrate
por: Yakimov, Andrew, et al.
Publicado: (2013)

4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process
por: Cheng, Xiaohong, et al.
Publicado: (2022)

Enhancing subthreshold slope and ON-current in a simple iTFET with overlapping gate on source-contact, drain Schottky contact, and intrinsic SiGe-pocket
por: Lin, Jyi-Tsong, et al.
Publicado: (2023)

Poly-SiGe for MEMS-above-CMOS sensors
por: Gonzalez Ruiz, Pilar, et al.
Publicado: (2014)

Microwave Annealing for NiSiGe Schottky Junction on SiGe P-Channel
por: Lin, Yu-Hsien, et al.
Publicado: (2015)

Enhancing the Coherent Phonon Transport in SiGe Nanowires with Dense Si/Ge Interfaces
por: Cheng, Yajuan, et al.
Publicado: (2022)

A new line tunneling SiGe/Si iTFET with control gate for leakage suppression and subthreshold swing improvement
por: Lin, Jyi-Tsong, et al.
Publicado: (2023)

Inductive line tunneling FET using epitaxial tunnel layer with Ge-source and charge enhancement insulation
por: Lin, Jyi-Tsong, et al.
Publicado: (2023)

Optimization of Feedback FET with Asymmetric Source Drain Doping Profile
por: Lee, Inyoung, et al.
Publicado: (2022)

On-chip electro-static discharge (ESD) protection for radio-frequency integrated circuits
por: Cui, Qiang, et al.
Publicado: (2015)

Formation mechanisms of nano and microcones by laser radiation on surfaces of Si, Ge, and SiGe crystals
por: Medvid, Artur, et al.
Publicado: (2013)

Epitaxial growth of SiGe films by annealing Al–Ge alloyed pastes on Si substrate
por: Fukuda, Keisuke, et al.
Publicado: (2022)

SiGe-based re-engineering of electronic warfare subsystems
por: Lambrechts, Wynand, et al.
Publicado: (2017)

SiGe, GaAs, and InP heterojunction bipolar transistors
por: Yuan, J S
Publicado: (1999)

Composition profiling of inhomogeneous SiGe nanostructures by Raman spectroscopy
por: Picco, Andrea, et al.
Publicado: (2012)

Technology computer aided design for Si, SiGe and GaAs integrated circuits
por: Armstrong, GA, et al.
Publicado: (2007)

Atomic fluctuations lifting the energy degeneracy in Si/SiGe quantum dots
por: Paquelet Wuetz, Brian, et al.
Publicado: (2022)

Giant electro-optic effect in Ge/SiGe coupled quantum wells
por: Frigerio, Jacopo, et al.
Publicado: (2015)

SiGe quantum wells with oscillating Ge concentrations for quantum dot qubits
por: McJunkin, Thomas, et al.
Publicado: (2022)

Thermal transport in nanocrystalline Si and SiGe by ab initio based Monte Carlo simulation
por: Yang, Lina, et al.
Publicado: (2017)

Gate-on-Drain Overlapped L-Shaped Channel Tunnel FET as Label-Free Biosensor
por: Das, Suman, et al.
Publicado: (2021)

Corrigendum: Thermal transport in nanocrystalline Si and SiGe by ab initio based Monte Carlo simulation
por: Yang, Lina, et al.
Publicado: (2017)

Impact of Phonon Surface Scattering on Thermal Energy Distribution of Si and SiGe Nanowires
por: Malhotra, Abhinav, et al.
Publicado: (2016)

Bright photoluminescence from ordered arrays of SiGe nanowires grown on Si(111)
por: Lockwood, D J, et al.
Publicado: (2014)

Cannot write session to /tmp/vufind_sessions/sess_fvfcdoed32t7ruk4vj1e0n215o