Cargando…

Drain Current Model for Double Gate Tunnel-FETs with InAs/Si Heterojunction and Source-Pocket Architecture

The practical use of tunnel field-effect transistors is retarded by the low on-state current. In this paper, the energy-band engineering of InAs/Si heterojunction and novel device structure of source-pocket concept are combined in a single tunnel field-effect transistor to extensively boost the devi...

Descripción completa

Detalles Bibliográficos
Autores principales:	Lu, Hongliang, Lu, Bin, Zhang, Yuming, Zhang, Yimen, Lv, Zhijun
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	MDPI 2019
Materias:	Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6410157/ https://www.ncbi.nlm.nih.gov/pubmed/30717154 http://dx.doi.org/10.3390/nano9020181

Ejemplares similares

Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
por: Li, Wei, et al.
Publicado: (2017)

Novel SiGe/Si Heterojunction Double-Gate Tunneling FETs with a Heterogate Dielectric for High Performance
por: Chen, Qing, et al.
Publicado: (2023)

Improving ESD Protection Robustness Using SiGe Source/Drain Regions in Tunnel FET
por: Yang, Zhaonian, et al.
Publicado: (2018)

Gate-on-Drain Overlapped L-Shaped Channel Tunnel FET as Label-Free Biosensor
por: Das, Suman, et al.
Publicado: (2021)

Vertical Gate-All-Around Nanowire GaSb-InAs Core-Shell n-Type Tunnel FETs
por: Vasen, T., et al.
Publicado: (2019)

Controlling Drain Side Tunneling Barrier Width in Electrically Doped PNPN Tunnel FET
por: Shan, Chan, et al.
Publicado: (2023)

Unidirectional Operation of p-GaN Gate AlGaN/GaN Heterojunction FET Using Rectifying Drain Electrode
por: Kim, Tae-Hyeon, et al.
Publicado: (2021)

Vertical tunneling FET with Ge/Si doping-less heterojunction, a high-performance switch for digital applications
por: Cherik, Iman Chahardah, et al.
Publicado: (2023)

InAs/Si Hetero-Junction Nanotube Tunnel Transistors
por: Hanna, Amir N., et al.
Publicado: (2015)

An Aging Small-Signal Model for Degradation Prediction of Microwave Heterojunction Bipolar Transistor S-Parameters Based on Prior Knowledge Neural Network
por: Cheng, Lin, et al.
Publicado: (2023)

Optimization of Feedback FET with Asymmetric Source Drain Doping Profile
por: Lee, Inyoung, et al.
Publicado: (2022)

SiC Heterojunction Trench MOSFET with a Buried P-Type Pillar for the Low Gate-Drain Charge and Switching Loss
por: Ran, Shenglong, et al.
Publicado: (2022)

In-Built N(+) Pocket Electrically Doped Tunnel FET With Improved DC and Analog/RF Performance
por: Li, Jun, et al.
Publicado: (2020)

A High-Performance Rectangular Gate U Channel FETs with Only 2-nm Distance between Source and Drain Contacts
por: Liu, Xi, et al.
Publicado: (2019)

Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET
por: Jang, Won Douk, et al.
Publicado: (2019)

Enhancing subthreshold slope and ON-current in a simple iTFET with overlapping gate on source-contact, drain Schottky contact, and intrinsic SiGe-pocket
por: Lin, Jyi-Tsong, et al.
Publicado: (2023)

Performance Assessment of a Junctionless Heterostructure Tunnel FET Biosensor Using Dual Material Gate
por: Xie, Haiwu, et al.
Publicado: (2023)

Operation Mechanism of a MoS(2)/BP Heterojunction FET
por: Lim, Sung Kwan, et al.
Publicado: (2018)

Switching performance assessment of gate-all-around InAs–Si vertical TFET with triple metal gate, a simulation study
por: Madadi, Dariush, et al.
Publicado: (2023)

Robust ultrasensitive tunneling-FET biosensor for point-of-care diagnostics
por: Gao, Anran, et al.
Publicado: (2016)

Analog and RF performance optimization for gate all around tunnel FET using broken-gap material
por: Kumar, Pankaj, et al.
Publicado: (2022)

The Study of Deep Level Traps and Their Influence on Current Characteristics of InP/InGaAs Heterostructures
por: Zhao, Xiaohong, et al.
Publicado: (2019)

A reconfigurable binary/ternary logic conversion-in-memory based on drain-aligned floating-gate heterojunction transistors
por: Lee, Chungryeol, et al.
Publicado: (2023)

Fabrication, characterization and simulation of Ω-gate twin poly-Si FinFET nonvolatile memory
por: Yeh, Mu-Shih, et al.
Publicado: (2013)

Gate-Controlled Supercurrent in Epitaxial Al/InAs Nanowires
por: Elalaily, Tosson, et al.
Publicado: (2021)

Effect of self-assembled InAs islands on the interfacial roughness of optical-switched resonant tunneling diode
por: Tian, Haitao, et al.
Publicado: (2012)

Inductive line tunneling FET using epitaxial tunnel layer with Ge-source and charge enhancement insulation
por: Lin, Jyi-Tsong, et al.
Publicado: (2023)

Low-Temperature (≤500 °C) Complementary Schottky Source/Drain FinFETs for 3D Sequential Integration
por: Mao, Shujuan, et al.
Publicado: (2022)

Raman Study of Strain Relaxation from Grain Boundaries in Epitaxial Graphene Grown by Chemical Vapor Deposition on SiC
por: Chong, Laiyuan, et al.
Publicado: (2019)

3D modeling of dual-gate FinFET
por: Mil’shtein, Samson, et al.
Publicado: (2012)

A highly sensitive vertical plug-in source drain high Schottky barrier bilateral gate controlled bidirectional tunnel field effect transistor
por: Liu, Xi, et al.
Publicado: (2023)

Asymmetric Drain Extension Dual-kk Trigate Underlap FinFET Based on RF/Analog Circuit
por: Han, Ke, et al.
Publicado: (2017)

Implementation of Gate-All-Around Gate-Engineered Charge Plasma Nanowire FET-Based Common Source Amplifier
por: Singh, Sarabdeep, et al.
Publicado: (2023)

Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate
por: Xu, Weijia, et al.
Publicado: (2015)

High-Performance P- and N-Type SiGe/Si Strained Super-Lattice FinFET and CMOS Inverter: Comparison of Si and SiGe FinFET
por: Yao, Yi-Ju, et al.
Publicado: (2023)

Improved Subthreshold Characteristics by Back-Gate Coupling on Ferroelectric ETSOI FETs
por: Zhang, Zhaohao, et al.
Publicado: (2022)

A Theoretical and Simulation Analysis of the Sensitivity of SiNWs-FET Sensors
por: Yang, Yi, et al.
Publicado: (2021)

Gate controlled anomalous phase shift in Al/InAs Josephson junctions
por: Mayer, William, et al.
Publicado: (2020)

Signatures of Gate-Driven Out-of-Equilibrium Superconductivity in Ta/InAs Nanowires
por: Elalaily, Tosson, et al.
Publicado: (2023)

Data on liquid gated CNT network FETs on flexible substrates
por: Thanihaichelvan, Murugathas, et al.
Publicado: (2018)

Cannot write session to /tmp/vufind_sessions/sess_o24rd8ak4e619dtnc6rstr5dk0