Cargando…
Study of Silicon Nitride Inner Spacer Formation in Process of Gate-all-around Nano-Transistors
Stacked SiGe/Si structures are widely used as the units for gate-all-around nanowire transistors (GAA NWTs) which are a promising candidate beyond fin field effective transistors (FinFETs) technologies in near future. These structures deal with a several challenges brought by the shrinking of device...
Autores principales: | Li, Junjie, Li, Yongliang, Zhou, Na, Xiong, Wenjuan, Wang, Guilei, Zhang, Qingzhu, Du, Anyan, Gao, Jianfeng, Kong, Zhenzhen, Lin, Hongxiao, Xiang, Jinjuan, Li, Chen, Yin, Xiaogen, Wang, Xiaolei, Yang, Hong, Ma, Xueli, Han, Jianghao, Zhang, Jing, Hu, Tairan, Cao, Zhe, Yang, Tao, Li, Junfeng, Yin, Huaxiang, Zhu, Huilong, Luo, Jun, Wang, Wenwu, Radamson, Henry H. |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7221596/ https://www.ncbi.nlm.nih.gov/pubmed/32326106 http://dx.doi.org/10.3390/nano10040793 |
Ejemplares similares
-
A Novel Dry Selective Isotropic Atomic Layer Etching of SiGe for Manufacturing Vertical Nanowire Array with Diameter Less than 20 nm
por: Li, Junjie, et al.
Publicado: (2020) -
Growth and Selective Etch of Phosphorus-Doped Silicon/Silicon–Germanium Multilayers Structures for Vertical Transistors Application
por: Li, Chen, et al.
Publicado: (2020) -
Strained Si(0.2)Ge(0.8)/Ge multilayer Stacks Epitaxially Grown on a Low-/High-Temperature Ge Buffer Layer and Selective Wet-Etching of Germanium
por: Xie, Lu, et al.
Publicado: (2020) -
Integration of Highly Strained SiGe in Source and Drain with HK and MG for 22 nm Bulk PMOS Transistors
por: Wang, Guilei, et al.
Publicado: (2017) -
Study of Selective Dry Etching Effects of 15-Cycle Si(0.7)Ge(0.3)/Si Multilayer Structure in Gate-All-Around Transistor Process
por: Liu, Enxu, et al.
Publicado: (2023)