Cargando…
On the Evaluation of SEU Effects on AXI Interconnect Within AP-SoCs
G-Programmable System-on-Chips offering the union of a processor system with a programmable hardware gave rise to applications that choose hardware acceleration to offload and parallelize computationally demanding tasks. Due to flexibility and performance they provide at low cost, these devices are...
Autores principales: | De Sio, Corrado, Azimi, Sarah, Sterpone, Luca |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7343411/ http://dx.doi.org/10.1007/978-3-030-52794-5_16 |
Ejemplares similares
-
Fighting for a future free from violence: A framework for real-time detection of “Signal for Help”
por: Azimi, Sarah, et al.
Publicado: (2023) -
A Bandwidth Control Arbitration for SoC Interconnections Performing Applications with Task Dependencies
por: Ibarra-Delgado, Salvador, et al.
Publicado: (2020) -
Built-in-Self-Test and Digital Self-Calibration for RF SoCs
por: Bou-Sleiman, Sleiman, et al.
Publicado: (2012) -
Optimization of Deep Neural Networks Using SoCs with OpenCL
por: Gadea-Gironés, Rafael, et al.
Publicado: (2018) -
PCCNoC: Packet Connected Circuit as Network on Chip for High Throughput and Low Latency SoCs
por: Zhou, Xinbing, et al.
Publicado: (2023)