Cargando…
A Parametric Study of the Effects of Critical Design Parameters on the Performance of Nanoscale Silicon Devices
The current electronics industry has used the aggressive miniaturization of solid-state devices to meet future technological demands. The downscaling of characteristic device dimensions into the sub-10 nm regime causes them to fall below the electron–phonon scattering length, thereby resulting in a...
Autores principales: | Malik, Faraz Kaiser, Talha, Tariq, Ahmed, Faisal |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7600378/ https://www.ncbi.nlm.nih.gov/pubmed/33050124 http://dx.doi.org/10.3390/nano10101987 |
Ejemplares similares
-
Heavily Boron-Doped Silicon Layer for the Fabrication of Nanoscale Thermoelectric Devices
por: Ma, Zhe, et al.
Publicado: (2018) -
Parametric Analog Signal Amplification Applied to Nanoscale CMOS Technologies
por: Oliveira, João P, et al.
Publicado: (2012) -
The Role of Branch Cell Symmetry and Other Critical Nanoscale Design Parameters in the Determination of Dendrimer Encapsulation Properties
por: Tomalia, Donald A., et al.
Publicado: (2020) -
High-performance Kerr microresonator optical parametric oscillator on a silicon chip
por: Perez, Edgar F., et al.
Publicado: (2023) -
Spintronics in Nanoscale Devices
por: Hedin, Eric, et al.
Publicado: (2013)